

TL2575、TL2575HV、1A、シンプル降圧スイッチング電圧レギュレータ

1 特長

- 固定 3.3V、5V、12V、15V オプションでは、ライン、負荷、温度の各条件に対して $\pm 5\%$ のレギュレーション (最大値) を実現
- 調整可能オプションでは、1.23V~37V (HV バージョンは 57V) の範囲で、ライン、負荷、温度の各条件にわたって $\pm 4\%$ のレギュレーション (最大値) を実現
- 1A の出力電流を規定
- 広い入力電圧範囲
 - 4.75V~40V (HV バージョンは最大 60V)
- 必要な外付け部品は 4 個のみ (固定バージョン) で、容易に入手できる標準インダクタを使用
- 52kHz (標準値) 固定周波数の内部発振器
- スタンバイ電流 50 μ A (標準値) の TTL シャットダウン機能
- 高効率
 - 最大 88% (標準値)
- サイクルごとの電流制限によるサーマル・シャットダウンおよび電流制限保護

2 アプリケーション

- 降圧および反転型の昇降圧電源
- モーター・ドライブおよびビル・オートメーション
- グリッド・インフラ、ファクトリ・オートメーションおよび制御


3 概要

TL2575 および TL2575HV デバイスは、降圧 (バック) スイッチング・レギュレータに必要なすべてのアクティブ機能が IC に搭載されています。動作には 4 ~ 6 個の外付け部品が必要です。最大 60V の広い入力電圧範囲 (TL2575-HV) に対応し、3.3V、5V、12V、15V の固定出力電圧、または可変出力バージョンで供給されます。TL2575 および TL2575HV デバイスには、優れたラインおよび負荷レギュレーションで 1A の負荷電流を供給できるスイッチが内蔵されています。また、内部周波数補償、固定周波数発振器、サイクルごとの電流制限、サーマル・シャットダウン機能も備えています。さらに、外部の ON/OFF ピンを使用して手動シャットダウンを実行することもできます。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TL2575, TL2575HV	PDIP (16)	19.31mm × 6.35mm
	TO-263 (5)	10.16mm × 8.93mm
	TO-220 (5)	10.16mm × 8.82mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



ピン番号は KTT (TO-263) パッケージのものです。

機能ブロック図



Table of Contents

1 特長	1	8.3 Feature Description.....	11
2 アプリケーション	1	8.4 Device Functional Modes.....	12
3 概要	1	9 Application and Implementation	13
4 Revision History	2	9.1 Typical Application.....	13
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	19
6 Specifications	4	11 Layout	19
6.1 Absolute Maximum Ratings.....	4	11.1 Layout Guidelines.....	19
6.2 ESD Ratings.....	4	11.2 Layout Example.....	19
6.3 Recommended Operating Conditions.....	4	12 Device and Documentation Support	20
6.4 Thermal Information.....	4	12.1 Receiving Notification of Documentation Updates.....	20
6.5 Electrical Characteristics — TL2575.....	5	12.2 サポート・リソース.....	20
6.6 Electrical Characteristics — TL2575HV.....	6	12.3 Trademarks.....	20
6.7 Typical Characteristics.....	8	12.4 静電気放電に関する注意事項.....	20
7 Parameter Measurement Information	10	12.5 用語集.....	20
7.1 Test Circuits.....	10	13 Mechanical, Packaging, and Orderable Information	20
8 Detailed Description	11	13.1 Package Option Addendum.....	21
8.1 Overview.....	11		
8.2 Functional Block Diagram.....	11		

4 Revision History

Changes from Revision C (October 2014) to Revision D (June 2022) Page

• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• 「アプリケーション」を更新.....	1

Changes from Revision B (January 2007) to Revision C (October 2014) Page

• ドキュメントを新しい TI データシートのフォーマットに更新.....	1
• 「注文情報」表を削除.....	1
• Added Pin Functions table.....	3
• Added ESD Ratings table.....	4
• Changed Thermal Information table.....	4
• Added Detailed Description section.....	11
• Added Application and Implementation section.....	13
• Added Power Supply Recommendations and Layout sections.....	19

5 Pin Configuration and Functions




表 5-1. Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	KTT TO-263	N PDIP	KV TO-220		
FEEDBACK	4	7	4	Input	Feedback pin. Connect to V_{OUT} for the fixed-voltage TL2575. Connect this pin between two adjustment resistors for the adjustable-voltage TL2575.
GND	3	5	3	—	Ground
		12			
		13			
NC	—	1	—	—	No connect
		2			
		4			
		6			
		8			
		10			
		11			
		14			
		15			
ON/OFF	5	9	5	Input	Manual shutdown pin
OUTPUT	2	3	2	Output	Output pin
V_{IN}	1	16	1	Input	Supply input pin

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{IN}	Supply voltage	TL2575HV		60	V
		TL2575		42	
	ON/OFF input voltage range		–0.3	V _{IN}	V
	Output voltage to GND (steady state)			–1	V
T _J	Maximum junction temperature			150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		–65	150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Supply voltage	TL2575HV	4.75	60	V
		TL2575	4.75	40	
T _J	Operating virtual junction temperature		–40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		KTT	KV	N	UNIT
		5 PINS	5 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	26.5	26.5	67	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	31.8	31.8	57	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	0.38	0.38	—	

- (1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics — TL2575

$I_{LOAD} = 200 \text{ mA}$, $V_{IN} = 12 \text{ V}$ for 3.3-V, 5-V, and adjustable versions, $V_{IN} = 25 \text{ V}$ for 12-V version, $V_{IN} = 30 \text{ V}$ for 15-V version (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER		TEST CONDITIONS	T_J	TL2575			UNIT
				MIN	TYP	MAX	
V_{OUT}	Output voltage	$V_{IN} = 12 \text{ V}$, $I_{LOAD} = 0.2 \text{ A}$	25°C	3.234	3.3	3.366	V
		$4.75 \text{ V} \leq V_{IN} \leq 40 \text{ V}$, $0.2 \text{ A} \leq I_{LOAD} \leq 1 \text{ A}$	25°C	3.168	3.3	3.432	
		Full range		3.135		3.465	
	Output voltage	$V_{IN} = 12 \text{ V}$, $I_{LOAD} = 0.2 \text{ A}$	25°C	4.9	5	5.1	
		$8 \text{ V} \leq V_{IN} \leq 40 \text{ V}$, $0.2 \text{ A} \leq I_{LOAD} \leq 1 \text{ A}$	25°C	4.8	5	5.2	
		Full range		4.75		5.25	
	Output voltage	$V_{IN} = 25 \text{ V}$, $I_{LOAD} = 0.2 \text{ A}$	25°C	11.76	12	12.24	
		$15 \text{ V} \leq V_{IN} \leq 40 \text{ V}$, $0.2 \text{ A} \leq I_{LOAD} \leq 1 \text{ A}$	25°C	11.52	12	12.48	
		Full range		11.4		12.6	
	Output voltage	$V_{IN} = 30 \text{ V}$, $I_{LOAD} = 0.2 \text{ A}$	25°C	14.7	15	15.3	
		$18 \text{ V} \leq V_{IN} \leq 40 \text{ V}$, $0.2 \text{ A} \leq I_{LOAD} \leq 1 \text{ A}$	25°C	14.4	15	15.6	
		Full range		14.25	15	15.75	
Feedback voltage	TL2575-ADJ	$V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{LOAD} = 0.2 \text{ A}$	25°C	1.217	1.23	1.243	V
		$8 \text{ V} \leq V_{IN} \leq 40 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $0.2 \text{ A} \leq I_{LOAD} \leq 1 \text{ A}$	25°C	1.193	1.23	1.267	
		Full range		1.18		1.28	
η	Efficiency	TL2575-33 $V_{IN} = 12 \text{ V}$, $I_{LOAD} = 1 \text{ A}$	25°C		75%		
		TL2575-05 $V_{IN} = 12 \text{ V}$, $I_{LOAD} = 1 \text{ A}$			77%		
		TL2575-12 $V_{IN} = 15 \text{ V}$, $I_{LOAD} = 1 \text{ A}$			88%		
		TL2575-15 $V_{IN} = 18 \text{ V}$, $I_{LOAD} = 1 \text{ A}$			88%		
		TL2575-ADJ $V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{LOAD} = 1 \text{ A}$			77%		
I_{FB}	Feedback bias current	$V_{OUT} = 5 \text{ V}$ (ADJ version only)	25°C		50	100	nA
			Full range			500	
f_o	Oscillator frequency ⁽¹⁾		25°C	47	52	58	kHz
			Full range	42		63	
V_{SAT}	Saturation voltage	$I_{OUT} = 1 \text{ A}$ ⁽²⁾	25°C		0.9	1.2	V
			Full range			1.4	
	Maximum duty cycle ⁽³⁾		25°C	93%	98%		
I_{CL}	Switch peak current ^{(1) (2)}		25°C	1.7	2.8	3.6	A
			Full range	1.3		4	
I_L	Output leakage current	$V_{IN} = 40$ ⁽⁴⁾ , Output = 0 V	25°C			2	mA
		$V_{IN} = 40$ ⁽⁴⁾ , Output = -1 V			7.5	30	
I_Q	Quiescent current ⁽⁴⁾		25°C		5	10	mA
I_{STBY}	Standby quiescent current	OFF ($\overline{ON}/OFF = 5 \text{ V}$)	25°C		50	200	μA

TL2575, TL2575HV

JAJ50U5D – JANUARY 2006 – REVISED JUNE 2022

$I_{LOAD} = 200\text{ mA}$, $V_{IN} = 12\text{ V}$ for 3.3-V, 5-V, and adjustable versions, $V_{IN} = 25\text{ V}$ for 12-V version, $V_{IN} = 30\text{ V}$ for 15-V version (unless otherwise noted) (see [7-1](#))

PARAMETER	TEST CONDITIONS	T_J	TL2575			UNIT
			MIN	TYP	MAX	
V_{IH}	$\overline{ON}/OFF$ high-level logic input voltage	OFF ($V_{OUT} = 0\text{ V}$)	25°C	2.2	1.4	V
		Full range	2.4			
V_{IL}	$\overline{ON}/OFF$ low-level logic input voltage	ON ($V_{OUT} = \text{nominal voltage}$)	25°C	1.2	1	V
		Full range			0.8	
I_{IH}	$\overline{ON}/OFF$ high-level input current	OFF ($\overline{ON}/OFF = 5\text{ V}$)	25°C	12	30	μA
I_{IL}	$\overline{ON}/OFF$ low-level input current	ON ($\overline{ON}/OFF = 0\text{ V}$)	25°C	0	10	μA

- (1) In the event of an output short or an overload condition, self-protection features lower the oscillator frequency to $\approx 18\text{ kHz}$ and the minimum duty cycle from 5% to $\approx 2\%$. The resulting output voltage drops to $\approx 40\%$ of its nominal value, causing the average power dissipated by the IC to lower.
- (2) Output is not connected to diode, inductor, or capacitor. Output is sourcing current.
- (3) FEEDBACK is disconnected from output and connected to 0 V.
- (4) To force the output transistor off, FEEDBACK is disconnected from output and connected to 12 V for the adjustable, 3.3-V, and 5-V versions and to 25 V for the 12-V and 15-V versions.

6.6 Electrical Characteristics — TL2575HV

$I_{LOAD} = 200\text{ mA}$, $V_{IN} = 12\text{ V}$ for 3.3-V, 5-V, and adjustable versions, $V_{IN} = 25\text{ V}$ for 12-V version, $V_{IN} = 30\text{ V}$ for 15-V version (unless otherwise noted) (see [7-1](#))

PARAMETER		TEST CONDITIONS	T _J	TL2575HV			UNIT	
				MIN	TYP	MAX		
V _{OUT}	Output voltage	TL2575HV-33	V _{IN} = 12 V, I _{LOAD} = 0.2 A	25°C	3.234	3.3	3.366	V
			4.75 V ≤ V _{IN} ≤ 60 V, 0.2 A ≤ I _{LOAD} ≤ 1 A	25°C	3.168	3.3	3.450	
				Full range		3.135		
	TL2575HV-05	V _{IN} = 12 V, I _{LOAD} = 0.2 A	25°C	4.9	5	5.1		
		8 V ≤ V _{IN} ≤ 60 V, 0.2 A ≤ I _{LOAD} ≤ 1 A	25°C	4.8	5	5.225		
			Full range		4.75		5.275	
	TL2575HV-12	V _{IN} = 25 V, I _{LOAD} = 0.2 A	25°C	11.76	12	12.24		
		15 V ≤ V _{IN} ≤ 60 V, 0.2 A ≤ I _{LOAD} ≤ 1 A	25°C	11.52	12	12.54		
			Full range		11.4		12.66	
	TL2575HV-15	V _{IN} = 30 V, I _{LOAD} = 0.2 A	25°C	14.7	15	15.3		
		18 V ≤ V _{IN} ≤ 60 V, 0.2 A ≤ I _{LOAD} ≤ 1 A	25°C	14.4	15	15.68		
			Full range		14.25	15	15.83	
Feedback voltage	TL2575HV-ADJ	V _{IN} = 12 V, V _{OUT} = 5 V, I _{LOAD} = 0.2 A	25°C	1.217	1.23	1.243	V	
		8 V ≤ V _{IN} ≤ 60 V, V _{OUT} = 5 V, 0.2 A ≤ I _{LOAD} ≤ 1 A	25°C	1.193	1.23	1.273		
			Full range		1.180			1.286
η	Efficiency	TL2575HV-33	V _{IN} = 12 V, I _{LOAD} = 1 A	25°C		75%		
		TL2575HV-05	V _{IN} = 12 V, I _{LOAD} = 1 A			77%		
		TL2575HV-12	V _{IN} = 15 V, I _{LOAD} = 1 A			88%		
		TL2575HV-15	V _{IN} = 18 V, I _{LOAD} = 1 A			88%		
		TL2575HV-ADJ	V _{IN} = 12 V, V _{OUT} = 5 V, I _{LOAD} = 1 A			77%		
I _{IB}	Feedback bias current	V _{OUT} = 5 V (ADJ version only)	25°C		50	100	nA	
			Full range			500		
f _o	Oscillator frequency ⁽¹⁾		25°C	47	52	58	kHz	
			Full range	42		63		

$I_{LOAD} = 200\text{ mA}$, $V_{IN} = 12\text{ V}$ for 3.3-V, 5-V, and adjustable versions, $V_{IN} = 25\text{ V}$ for 12-V version, $V_{IN} = 30\text{ V}$ for 15-V version (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	TEST CONDITIONS	T_J	TL2575HV			UNIT
			MIN	TYP	MAX	
V_{SAT} Saturation voltage	$I_{OUT} = 1\text{ A}$ ⁽²⁾	25°C		0.9	1.2	V
		Full range			1.4	
Maximum duty cycle ⁽³⁾		25°C	93%	98%		
I_{CL} Switch peak current ^{(1) (2)}		25°C	1.7	2.8	3.6	A
		Full range	1.3		4	
I_L Output leakage current	$V_{IN} = 60$ ⁽⁴⁾ , Output = 0 V	25°C			2	mA
	$V_{IN} = 60$ ⁽⁴⁾ , Output = -1 V			7.5	30	
I_Q Quiescent current ⁽⁴⁾		25°C		5	10	mA
I_{STBY} Standby quiescent current	OFF ($\overline{ON}/OFF = 5\text{ V}$)	25°C		50	200	μA
V_{IH} $\overline{ON}/OFF$ high-level logic input voltage	OFF ($V_{OUT} = 0\text{ V}$)	25°C	2.2	1.4		V
		Full range	2.4			
V_{IL} $\overline{ON}/OFF$ low-level logic input voltage	ON ($V_{OUT} = \text{nominal voltage}$)	25°C		1.2	1	V
		Full range			0.8	
I_{IH} $\overline{ON}/OFF$ high-level input current	OFF ($\overline{ON}/OFF = 5\text{ V}$)	25°C		12	30	μA
I_{IL} $\overline{ON}/OFF$ low-level input current	ON ($\overline{ON}/OFF = 0\text{ V}$)			0	10	

- (1) In the event of an output short or an overload condition, self-protection features lower the oscillator frequency to $\approx 18\text{ kHz}$ and the minimum duty cycle from 5% to $\approx 2\%$. The resulting output voltage drops to $\approx 40\%$ of its nominal value, causing the average power dissipated by the IC to lower.
- (2) Output is not connected to diode, inductor, or capacitor. Output is sourcing current.
- (3) FEEDBACK is disconnected from output and connected to 0 V.
- (4) To force the output transistor off, FEEDBACK is disconnected from output and connected to 12 V for the adjustable, 3.3-V, and 5-V versions and to 25 V for the 12-V and 15-V versions.

6.7 Typical Characteristics




Figure 6-1. Normalized Output Voltage




Figure 6-2. Line Regulation




Figure 6-3. Dropout Voltage




Figure 6-4. Current Limit




Figure 6-5. Quiescent Current







Figure 6-6. Standby Quiescent Current




6-7. Oscillator Frequency



6-8. Switch Saturation Voltage




6-9. Minimum Operating Voltage



6-10. FEEDBACK Current

7 Parameter Measurement Information

7.1 Test Circuits




$C_{IN} = 100 \mu\text{F}$, Aluminum Electrolytic

$C_{OUT} = 330 \mu\text{F}$, Aluminum Electrolytic

D1 = Schottky

L1 = 330 μH (for 5-V V_{IN} with 3.3-V V_{OUT} , use 100 μH)



$$V_{OUT} = V_{REF} (1 + R2 / R1) = 5 \text{ V}$$

$V_{REF} = 1.23 \text{ V}$

R1 = 2 k Ω

R2 = 6.12 k Ω

Pin numbers are for the KTT (TO-263) package.

7-1. Test Circuits and Layout Guidelines

8 Detailed Description


8.1 Overview

The TL2575 and TL2575HV devices greatly simplify the design of switching power supplies by conveniently providing all the active functions needed for a step-down (buck) switching regulator in an integrated circuit. Accepting a wide input-voltage range of up to 60 V (TL2575-HV) and available in fixed output voltages of 3.3 V, 5 V, 12 V, 15 V, or an adjustable-output version, the TL2575 and TL2575HV devices have an integrated switch capable of delivering 1 A of load current, with excellent line and load regulation. The device also offers internal frequency compensation, a fixed-frequency oscillator, cycle-by-cycle current limiting, and thermal shutdown. In addition, a manual shutdown is available via an external $\overline{\text{ON/OFF}}$ pin.

The TL2575 and TL2575HV devices represent superior alternatives to popular three-terminal linear regulators. Due to their high efficiency, the devices significantly reduce the size of the heatsink and, in many cases, no heatsink is required. Optimized for use with standard series of inductors available from several different manufacturers, the TL2575 and TL2575HV greatly simplify the design of switch-mode power supplies by requiring a minimal addition of only four to six external components for operation.

The TL2575 and TL2575HV devices are characterized for operation over the virtual junction temperature range of -40°C to 125°C .

8.2 Functional Block Diagram



3.3 V: $R2 = 1.7 \text{ k}\Omega$
 5 V: $R2 = 3.1 \text{ k}\Omega$
 12 V: $R2 = 8.84 \text{ k}\Omega$
 15 V: $R2 = 11.3 \text{ k}\Omega$
 ADJ: $R1 = \text{Open}$, $R2 = 0 \Omega$

Pin numbers are for the KTT (TO-263) package.

8.3 Feature Description

8.3.1 Feedback Connection

For fixed-voltage options, **FEEDBACK** must be wired to V_{OUT} . For the adjustable version, **FEEDBACK** must be connected between the two programming resistors. Again, both of these resistors should be in close proximity to the regulator, and each should be less than 100 k Ω to minimize noise pickup.

8.3.2 $\overline{\text{ON}}$ /OFF Input

$\overline{\text{ON}}$ /OFF should be grounded or be a low-level TTL voltage (typically $< 1.6\text{ V}$) for normal operation. To shut down the TL2575 or TL2575HV devices and place in standby mode, a high-level TTL or CMOS voltage should be supplied to this pin. $\overline{\text{ON}}$ /OFF should not be left open and safely can be pulled up to V_{IN} with or without a pullup resistor.

8.4 Device Functional Modes

8.4.1 Standby Mode


When a high-level TTL or CMOS voltage is applied to the $\overline{\text{ON}}$ /OFF pin, the device enters standby mode, drawing a typical quiescent current of $50\text{ }\mu\text{A}$.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Typical Application



Pin numbers are for the KTT (TO-263) package.

図 9-1. Typical Application Circuit (Fixed Version)

9.1.1 Design Requirements

- Input capacitor for stability
- Output capacitor for loop stability and ripple filtering
- Catch diode to filter noise
- Output inductor depending on the mode of operation

9.1.2 Detailed Design Procedure

9.1.2.1 Input Capacitor (C_{IN})

For stability concerns, an input bypass capacitor (electrolytic, $C_{IN} \geq 47 \mu\text{F}$) needs to be located as close as possible to the regulator. For operating temperatures below -25°C , C_{IN} may need to be larger in value. In addition, since most electrolytic capacitors have decreasing capacitances and increasing ESR as temperature drops, adding a ceramic or solid tantalum capacitor in parallel increases the stability in cold temperatures.

To extend the capacitor operating lifetime, the capacitor RMS ripple current rating should be calculated as shown in 式 1.

$$I_{C,RMS} > 1.2 (t_{on} / T) I_{LOAD} \quad (1)$$

where

- $t_{on}/T = V_{OUT}/V_{IN}$ {buck regulator}
- $t_{on}/T = |V_{OUT}|/(|V_{OUT}| + V_{IN})$ {buck-boost regulator}

9.1.2.2 Output Capacitor (C_{OUT})

For both loop stability and filtering of ripple voltage, an output capacitor is required, again in close proximity to the regulator. For best performance, low-ESR aluminum electrolytics are recommended, although standard aluminum electrolytics may be adequate for some applications as shown in 式 2.

$$\text{Output ripple voltage} = (\text{ESR of } C_{OUT}) \times (\text{inductor ripple current}) \quad (2)$$

Output ripple of 50 mV to 150 mV typically can be achieved with capacitor values of 220 μ F to 680 μ F. Larger C_{OUT} can reduce the ripple 20 mV to 50 mV peak to peak. To improve further on output ripple, paralleling of standard electrolytic capacitors may be used. Alternatively, higher-grade capacitors such as high frequency, low inductance, or low ESR can be used.

The following should be taken into account when selecting C_{OUT} :

- At cold temperatures, the ESR of the electrolytic capacitors can rise dramatically (typically $3\times$ nominal value at -25°C). Because solid-tantalum capacitors have significantly better ESR specifications at cold temperatures, they should be used at operating temperature lower than -25°C . As an alternative, tantalums can also be paralleled to aluminum electrolytics and should contribute 10% to 20% to the total capacitance.
- Low ESR for C_{OUT} is desirable for low output ripple. However, the ESR should be greater than 0.05 Ω to avoid the possibility of regulator instability. Hence, a sole tantalum capacitor used for C_{OUT} is most susceptible to this occurrence.
- The ripple current rating of the capacitor, 52 kHz, should be at least 50% higher than the peak-to-peak inductor ripple current.

9.1.2.3 Catch Diode

As with other external components, the catch diode should be placed close to the output to minimize unwanted noise. Schottky diodes have fast switching speeds and low forward voltage drops and, thus, offer the best performance, especially for switching regulators with low output voltages ($V_{OUT} < 5\text{ V}$). If a high-efficiency, fast-recovery, or ultra-fast-recovery diode is used in place of a Schottky, it should have a soft recovery (versus abrupt turn-off characteristics) to avoid the chance of causing instability and EMI. Standard 50- to 60-Hz diodes, such as the 1N4001 or 1N5400 series, are not suitable.

9.1.2.4 Inductor

Proper inductor selection is key to the performance-switching power-supply designs. One important factor to consider is whether the regulator is used in continuous mode (inductor current flows continuously and never drops to zero) or in discontinuous mode (inductor current goes to zero during the normal switching cycle). Each mode has distinctively different operating characteristics and, therefore, can affect the regulator performance and requirements. In many applications, the continuous mode is the preferred mode of operation, since it offers greater output power with lower peak currents, and also can result in lower output ripple voltage. The advantages of continuous mode of operation come at the expense of a larger inductor required to keep inductor current continuous, especially at low output currents and/or high input voltages.

The TL2575 and TL2575HV devices can operate in either continuous or discontinuous mode. With heavy load currents, the inductor current flows continuously and the regulator operates in continuous mode. Under light load, the inductor fully discharges and the regulator is forced into the discontinuous mode of operation. For light loads (approximately 200 mA or less), this discontinuous mode of operation is perfectly acceptable and may be desirable solely to keep the inductor value and size small. Any buck regulator eventually operates in discontinuous mode when the load current is light enough.

The type of inductor chosen can have advantages and disadvantages. If high performance or high quality is a concern, then more-expensive toroid core inductors are the best choice, as the magnetic flux is contained completely within the core, resulting in less EMI and noise in nearby sensitive circuits. Inexpensive bobbin core inductors, however, generate more EMI as the open core does not confine the flux within the core. Multiple switching regulators located in proximity to each other are particularly susceptible to mutual coupling of magnetic fluxes from each other's open cores. In these situations, closed magnetic structures (such as a toroid, pot core, or E-core) are more appropriate.

Regardless of the type and value of inductor used, the inductor never should carry more than its rated current. Doing so may cause the inductor to saturate, in which case the inductance quickly drops, and the inductor looks like a low-value resistor (from the dc resistance of the windings). As a result, switching current rises dramatically (until limited by the current-by-current limiting feature of the TL2575 and TL2575HV devices) and can result in overheating of the inductor and the IC itself.

注

Different types of inductors have different saturation characteristics.

9.1.2.5 Output Voltage Ripple and Transients

As with any switching power supply, the output of the TL2575 and TL2575HV devices have a sawtooth ripple voltage at the switching frequency. Typically about 1% of the output voltage, this ripple is due mainly to the inductor sawtooth ripple current and the ESR of the output capacitor (see [セクション 9.1.2.2](#)). Furthermore, the output also may contain small voltage spikes at the peaks of the sawtooth waveform. This is due to the fast switching of the output switch and the parasitic inductance of C_{OUT} . These voltage spikes can be minimized through the use of low-inductance capacitors.

There are several ways to reduce the output ripple voltage: a larger inductor, a larger C_{OUT} , or both. Another method is to use a small LC filter (20 μ H and 100 μ F) at the output. This filter can reduce the output ripple voltage by a factor of 10 (see [図 7-1](#)).

9.1.2.6 Grounding

The power and ground connections of the TL2575 and TL2575HV devices must be low impedance to help maintain output stability. For the 5-pin packages, both pin 3 and tab are ground, and either connection can be used as they are both part of the same lead frame. With the 16-pin package, all the ground pins (including signal and power grounds) should be soldered directly to wide PCB copper traces to ensure low-inductance connections and good thermal dissipation.

9.1.2.7 Reverse Current Considerations

There is an internal diode from the output to V_{IN} . Therefore, the device does not protect against reverse current and care must be taken to limit current in this scenario.

9.1.2.8 Buck Regulator Design Procedure

PROCEDURE (Fixed Output)	EXAMPLE (Fixed Output)
Known: $V_{OUT} = 3.3 \text{ V}, 5 \text{ V}, 12 \text{ V}, \text{ or } 15 \text{ V}$ $V_{IN(\text{Max})} = \text{Maximum input voltage}$ $I_{LOAD(\text{Max})} = \text{Maximum load current}$	Known: $V_{OUT} = 5 \text{ V}$ $V_{IN(\text{Max})} = 20 \text{ V}$ $I_{LOAD(\text{Max})} = 1 \text{ A}$
1. Inductor Selection (L_1) A. From 図 9-2 through 図 9-5 , select the appropriate inductor code based on the intersection of $V_{IN(\text{Max})}$ and $I_{LOAD(\text{Max})}$. B. The inductor chosen should be rated for operation at 52-kHz and have a current rating of at least $1.15 \times I_{LOAD(\text{Max})}$ to allow for the ripple current. The actual peak current in L_1 (in normal operation) can be calculated as follows: $I_{L1(\text{pk})} = I_{LOAD(\text{Max})} + (V_{IN} - V_{OUT}) \times t_{on} / 2L_1$ Where $t_{on} = V_{OUT} / V_{IN} \times (1 / f_{osc})$	1. Inductor Selection (L_1) A. From 図 9-3 (TL2575-05), the intersection of 20-V line and 1-A line gives an inductor code of L330. B. L330 $\rightarrow L_1 = 330 \mu\text{H}$ Choose from: 34042 (Schott) PE-52627 (Pulse Engineering) RL1952 (Renco)
2. Output Capacitor Selection (C_{OUT}) A. The TL2575 control loop has a two-pole two-zero frequency response. The dominant pole-zero pair is established by C_{OUT} and L_1 . To meet stability requirements while maintaining an acceptable output ripple voltage ($V_{\text{ripple}} \neq 0.01 \times V_{OUT}$), the recommended range for a standard aluminum electrolytic C_{OUT} is between 100 μF and 470 μF .	2. Output Capacitor Selection (C_{OUT}) A. $C_{OUT} = 100\text{-}\mu\text{F}$ to $470\text{-}\mu\text{F}$, standard aluminum electrolytic

PROCEDURE (Fixed Output)	EXAMPLE (Fixed Output)
B. C_{OUT} should have a voltage rating of at least $1.5 \times V_{OUT}$. But if a low output ripple voltage is desired, choose capacitors with a higher-voltage ratings than the minimum required, due to their typically lower ESRs.	B. Although a C_{OUT} rated at 8 V is sufficient for $V_{OUT} = 5$ V, a higher-voltage capacitor is chosen for its typically lower ESR (and hence lower output ripple voltage) → Capacitor voltage rating = 20 V.
3. Catch Diode Selection (D1) (see 表 9-1) A. In normal operation, the catch diode requires a current rating of at least $1.2 \times I_{LOAD(Max)}$. For the most robust design, D1 should be rated to handle a current equal to the TL2575 maximum switch peak current; this represents the worst-case scenario of a continuous short at V_{OUT}. B. The diode requires a reverse voltage rating of at least $1.25 \times V_{IN(Max)}$.	3. Catch Diode Selection (D1) (see 表 9-1) A. Pick a diode with 3-A rating. B. Pick 30-V rated Schottky diode (1N5821, MBR330, 31QD03, or SR303) or 100-V rated Fast Recovery diode (31DF1, MURD310, or HER302).
4. Input Capacitor (C_{IN}) An aluminum electrolytic or tantalum capacitor is needed for input bypassing. Locate C_{IN} as close to the V_{IN} and GND pins as possible.	4. Input Capacitor (C_{IN}) $C_{IN} = 100 \mu F$, 25 V, aluminum electrolytic

PROCEDURE (Adjustable Output)	EXAMPLE (Adjustable Output)
Known: $V_{OUT(Nom)}$ $V_{IN(Max)} = \text{Maximum input voltage}$ $I_{LOAD(Max)} = \text{Maximum load current}$	Known: $V_{OUT} = 10$ V $V_{IN(Max)} = 25$ V $I_{LOAD(Max)} = 1$ A
1. Programming Output Voltage (Selecting R1 and R2) Referring to 图 6-2, V_{OUT} is defined by: $V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1} \right) \quad \text{where } V_{REF} = 1.23 \text{ V}$ Choose a value for R1 between 1 kΩ and 5 kΩ (use 1% metal-film resistors for best temperature coefficient and stability over time). $R2 = R1 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$	1. Programming Output Voltage (Selecting R1 and R2) Select R1 = 1 kΩ $R2 = 1 (10 / 1.23 - 1) = 7.13$ kΩ Select R2 = 7.15 kΩ (closest 1% value)
2. Inductor Selection (L1) A. Calculate the "set" volts-second ($E \times T$) across L1: $E \times T = (V_{IN} - V_{OUT}) \times t_{on}$ $E \times T = (V_{IN} - V_{OUT}) \times (V_{OUT} / V_{IN}) \times \{1000 / f_{osc}(\text{in kHz})\} [V \times \mu s]$ 注 NOTE: Along with I_{LOAD}, the "set" volts-second ($E \times T$) constant establishes the minimum energy storage requirement for the inductor. B. Using 图 9-6, select the appropriate inductor code based on the intersection of $E \times T$ value and $I_{LOAD(Max)}$. C. The inductor chosen should be rated for operation at 52-kHz and have a current rating of at least $1.15 \times I_{LOAD(Max)}$ to allow for the ripple current. The actual peak current in L1 (in normal operation) can be calculated as follows: $I_{L1(pk)} = I_{LOAD(Max)} + (V_{IN} - V_{OUT}) \times t_{on} / 2L1$ Where $t_{on} = V_{OUT} / V_{IN} \times (1 / f_{osc})$	2. Inductor Selection (L1) A. Calculate the "set" volts-second ($E \times T$) across L1: $E \times T = (25 - 10) \times (10 / 25) \times (1000 / 52) [V \times \mu s]$ $E \times T = 115 \text{ V} \times \mu s$ B. Using 图 9-6, the intersection of $115 \text{ V} \times \mu s$ and 1 A corresponds to an inductor code of H470. C. H470 → L1 = 470 μH Choose from: 34048 (Schott) PE-53118 (Pulse Engineering) RL1961 (Renco)
3. Output Capacitor Selection (C_{OUT})	3. Output Capacitor Selection (C_{OUT})


PROCEDURE (Adjustable Output)	EXAMPLE (Adjustable Output)
A. The TL2575 control loop has a two-pole two-zero frequency response. The dominant pole-zero pair is established by C_{OUT} and L1. To meet stability requirements, C_{OUT} must meet the following requirement: $C_{OUT} \geq 7758 \frac{V_{IN(Max)}}{V_{OUT} \cdot L1(\mu H)} (\mu F)$ However, C_{OUT} may need to be several times larger than the calculated value above in order to achieve an acceptable output ripple voltage of $\sim 0.01 \times V_{OUT}$. B. C_{OUT} should have a voltage rating of at least $1.5 \times V_{OUT}$. But if a low output ripple voltage is desired, choose capacitors with a higher voltage ratings than the minimum required due to their typically lower ESRs.	A. $C_{OUT} \geq 7785 \times 25 / (10 \times 470) [\mu F]$ $C_{OUT} \geq 41.4 \mu F$ To obtain an acceptable output voltage ripple → $C_{OUT} = 220 \mu F$ electrolytic
4. Catch Diode Selection (D1) (see 表 9-1) A. In normal operation, the catch diode requires a current rating of at least $1.2 \times I_{LOAD(Max)}$. For the most robust design, D1 should be rated for a current equal to the TL2575 maximum switch peak current; this represents the worst-case scenario of a continuous short at V_{OUT}. B. The diode requires a reverse voltage rating of at least $1.25 \times V_{IN(Max)}$.	4. Catch Diode Selection (D1) (see 表 9-1) A. Pick a diode with a 3-A rating. B. Pick a 40-V rated Schottky diode (1N5822, MBR340, 31QD04, or SR304) or 100-V rated Fast Recovery diode (31DF1, MURD310, or HER302)
5. Input Capacitor (C_{IN}) An aluminum electrolytic or tantalum capacitor is needed for input bypassing. Locate C_{IN} as close to V_{IN} and GND pins as possible.	5. Input Capacitor (C_{IN}) $C_{IN} = 100 \mu F$, 35 V, aluminum electrolytic

表 9-1. Diode Selection Guide


V_R	SCHOTTKY		FAST RECOVERY	
	1A	3A	1A	3A
20 V	1N5817 MBR120P SR102	1N5820 MBR320 SR302	The following diodes are all rated to 100 V: 11DF1 MUR110 HER102	The following diodes are all rated to 100 V: 31DF1 MURD310 HER302
30 V	1N5818 MBR130P 11DQ03 SR103	1N5821 MBR330 31DQ03 SR303		
40 V	1N5819 MBR140P 11DQ04 SR104	1N5822 MBR340 31DQ04 SR304		
50 V	MBR150 11DQ05 SR105	MBR350 31DQ05 SR305		
60 V	MBR160 11DQ06 SR106	MBR360 31DQ06 SR306		

9.1.2.9 Inductor Selection Guide


Inductor Value Selection Guide for Continuous-Mode Operation




9-2. TL2575-33




9-3. TL2575-50



9-4. TL2575-12





9-5. TL2575-15



9-6. TL2575-ADJ

9.1.3 Application Curves



10 Power Supply Recommendations


This device operates with a power supply range of 4.75 V to 40 V (60 V for the TL2575-HV). A 100-μF decoupling capacitor is recommended on the input to filter noise.

11 Layout

11.1 Layout Guidelines

With any switching regulator, circuit layout plays an important role in circuit performance. Wiring and parasitic inductances, as well as stray capacitances, are subjected to rapidly switching currents, which can result in unwanted voltage transients. To minimize inductance and ground loops, the length of the leads indicated by heavy lines should be minimized. Optimal results can be achieved by single-point grounding (see 7-1) or by ground-plane construction. For the same reasons, the two programming resistors used in the adjustable version should be located as close as possible to the regulator to keep the sensitive feedback wiring short.

11.2 Layout Example



11-1. Layout Diagram (KV Package)

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.5 用語集

[TI 用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

13.1 Package Option Addendum

Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁶⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
TL2575-05IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-05I
TL2575-05IKTTR G3	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-05I
TL2575-05IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575-05I
TL2575-05IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575-05IN
TL2575-12IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-12I
TL2575-12IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575-12I
TL2575-12IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575-12IN
TL2575-15IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-15I
TL2575-15IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575-15I
TL2575-15IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575-15IN
TL2575-33IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-33I
TL2575-33IKV	ACTIVE	TO-220	KV	5	500	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575-33I
TL2575-33IN	ACTIVE	PDIP	N	16	50	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575-33IN
TL2575-ADJIKTTR	ACTIVE	DDPAK/TO-263	KTT	5	25	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575ADJI
TL2575-ADJIKTTRG3	ACTIVE	DDPAK/TO-263	KTT	5	25	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575ADJI
TL2575-ADJIKV	ACTIVE	TO-220	KV	5	500	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575ADJI
TL2575-ADJIN	ACTIVE	PDIP	N	16	50	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575-ADJIN
TL2575-ADJINE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575-ADJIN
TL2575HV-05IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-05I
TL2575HV-05IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575HV-05I
TL2575HV-05IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575HV-05IN
TL2575HV-12IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-12I
TL2575HV-12IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575HV-12I
TL2575HV-12IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575HV-12IN
TL2575HV-15IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-15I
TL2575HV-15IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575HV-15I

TL2575, TL2575HV

JAJSOU5D – JANUARY 2006 – REVISED JUNE 2022

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁶⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
TL2575HV-15IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575HV-15IN
TL2575HV-33IKT TR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-33I
TL2575HV-33IKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575HV-33I
TL2575HV-33IN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575HV-33IN
TL2575HV-ADJIKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-ADJI
TL2575HV-ADJIKV	ACTIVE	TO-220	KV	5	50	RoHS & Green	SN	Level-NC-NC-NC	–40 to 125	TL2575HVADJI
TL2575HV-ADJIN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	Level-NC-NC-NC	–40 to 125	TL2575HV-ADJIN
TL2575HV-ADJIKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-ADJI
TL2575-ADJIKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575ADJI
TL2575HV-12IKT TR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-12I
TL2575-12IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-12I
TL2575HV-15IKT TR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-15I
TL2575-33IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-33I
TL2575HV-05IKT TR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	2BHV-05I
TL2575-05IKTTR	ACTIVE	DDPAK/TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	–40 to 125	TL2575-05I

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL2575-05IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
TL2575-12IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
TL2575-15IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TL2575-33IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
TL2575-ADJIKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
TL2575HV-05IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
TL2575HV-12IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
TL2575HV-15IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TL2575HV-15IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL2575HV-33IKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TL2575HV-ADJIKTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL2575-05IKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575-12IKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575-15IKTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TL2575-33IKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575-ADJIKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575HV-05IKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575HV-12IKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575HV-15IKTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TL2575HV-15IKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0
TL2575HV-33IKTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TL2575HV-ADJIKTTR	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TL2575-05IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-05IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-05IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-05IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-12IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-12IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-12IKV.B	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-12IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-12IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-15IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-15IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-15IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-15IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-33IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-33IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-33IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-33IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-ADJIKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-ADJIKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575-ADJIN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575-ADJIN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-05IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-05IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-05IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-05IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-12IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-12IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-12IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-12IN.A	N	PDIP	16	25	506	13.97	11230	4.32

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TL2575HV-15IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-15IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-15IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-15IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-33IKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-33IKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-33IN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-33IN.A	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-ADJIKV	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-ADJIKV.A	KV	TO-220	5	50	534	32.7	700	15.6
TL2575HV-ADJIN	N	PDIP	16	25	506	13.97	11230	4.32
TL2575HV-ADJIN.A	N	PDIP	16	25	506	13.97	11230	4.32

KV (R-PZFM-T5)

PLASTIC FLANGE-MOUNT PACKAGE




- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - All lead dimensions apply before solder dip.
 - The center lead is in electrical contact with the mounting tab.
- The chamfer is optional.
- Thermal pad contour optional within these dimensions.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD




14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE




4200577-4/G 01/13

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- $\triangle$ Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
 - F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月