TLV703x および TLV704x 小型、nanoPower、低電圧コンパレータ

1 特長

- 超小型の X2SON、WSON、WQFN パッケージ
- 広い電源電圧範囲:1.6V～6.5V
- 315nA の静止電源電流
- 短い伝搬遅延:3µs
- レール ツー レールの同相入力電圧
- 内部ヒステリシス
- プッシュ プル出力 (TLV703x)
- オープン ドレイン出力 (TLV704x)
- オーバードライブ入力についても位相反転なし
- 「S」および「L」の代替ピン配置、最小電源電圧 1.2V
- –40℃～125℃の動作温度

2 アプリケーション

- 携帯電話およびタブレット
- ヘッドセット / ヘッドホン、小型イヤホン
- PC、ノート PC
- ガス検出器
- 煙感知器、熱感知器
- モーション センサ
- ガス メーター
- サーボ ドライブ位置センサ

3 概要

TLV7031/41 (シングル チャネル)、TLV7032/42 (デュアル チャネル)、TLV7034/44 (クワッド チャネル) は、低電圧の nanoPower コンパレータです。これらのデバイスは、超小型リードレス パッケージと、標準の 5 ピン SC70、SOT-23、VSSOP および TSSOP パッケージで供給されるため、スマートフォン、スマートメーター、その他の携帯用またはバッテリ駆動のアプリケーションなど、スペースに制約のある設計に適用可能です。

TLV703x および TLV704x は、速度と電力との両立をうまく実現しており、伝搬遅延は 3µs、静止消費電流は 315nA です。この高速な応答時間と nanoPower との組み合わせを生かして、電力に制約のあるシステムでも、フォルト状況を監視して迅速に応答できます。これらのコンパレータの動作電圧範囲は 1.6V～6.5V であり、3V および 5V のシステムと互換性があります。

また、TLV703x と TLV704x は、オーバードライブ入力に対しても出力位相が反転しないように設計されており、内部ヒステリシスが存在するため、ノイズが多い過酷な環境で、緩やかに変動する入力信号をクリーンなデジタル出力に変換する必要がある場合でも、高精度の電圧監視に使用できます。


TLV703x は、LED の制御または容量性負荷の駆動の際に数ミリアンペアの電流をシンクおよびソースできるプッシュプル出力段を備えています。TLV704x にはオープン ドレインの出力段があり、V_{CC} を超える出力レベルが可能であるため、レベル変換器やバイポーラからシングルエンドへのコンバータに最適です。「S」および「L」オプションは、代替のシングル ピン配置で、最小電源電圧は 1.2 です。

製品情報


部品番号	パッケージ (ピン数) (1)	本体サイズ (公称)(2)
TLV7031、TLV7041	SOT-23 (5)	2.90mm × 1.60mm
	SC70 (5)	2.00mm × 1.25mm
	X2SON (5)	0.80mm × 0.80mm
TLV7031L、TLV7041L	SOT-23 (5)	2.90mm × 1.60mm
TLV7031S、TLV7041S	SC70 (5)	2.00mm × 1.25mm
	SOT-23 (5)	2.90mm × 1.60mm
TLV7032、TLV7042	VSSOP (8)	3.00 mm × 3.00mm
	SOT-23 (8)	2.90 mm × 1.60mm
	WSON (8)	2.00 mm × 2.00mm
TLV7034、TLV7044	WQFN (16)	3.00 mm × 3.00mm
	TSSOP (14)	4.40 mm × 5.00mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。



X2SON パッケージと、SC70 および米 10 セント硬貨との比較



I_{CC} と電源電圧との関係 (デュアル)

Copyright © 2024 Texas Instruments Incorporated

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Pin Configuration and Functions ... 4
4.1 Pin Functions: TLV7031/41 Singles including "S" and "L" options ... 4
4.2 Pin Functions: TLV7032/42 Dual ... 5
4.3 Pin Functions: TLV7034/44 Quad ... 6
5 Specifications ... 7
5.1 Absolute Maximum Ratings ... 7
5.2 ESD Ratings ... 7
5.3 Recommended Operating Conditions ... 7
5.4 Thermal Information (Single) ... 7
5.5 Thermal Information (Dual) ... 8
5.6 Thermal Information (Quad) ... 8
5.7 Electrical Characteristics (Single) ... 9
5.8 Switching Characteristics (Single) ... 9
5.9 Electrical Characteristics (Dual) ... 10
5.10 Switching Characteristics (Dual) ... 10
5.11 Electrical Characteristics (Quad) ... 11
5.12 Switching Characteristics (Quad) ... 11
5.13 Timing Diagrams ... 12
5.14 Typical Characteristics ... 13
6 Detailed Description ... 18
6.1 Overview ... 18
6.2 Functional Block Diagram ... 18
6.3 Feature Description ... 18
6.4 Device Functional Modes ... 18
7 Application and Implementation ... 20
7.1 Application Information ... 20
7.2 Typical Applications ... 23
7.3 Power Supply Recommendations ... 30
7.4 Layout ... 31
8 Device and Documentation Support ... 32
8.1 Device Support ... 32
8.2 Documentation Support ... 32
8.3 Receiving Notification of Documentation Updates ... 32
8.4 サポート・リソース ... 32
8.5 Trademarks ... 32
8.6 静電気放電に関する注意事項 ... 32
8.7 用語集 ... 32
9 Revision History ... 32
10 Mechanical, Packaging, and Orderable Information ... 34

Copyright © 2024 Texas Instruments Incorporated

4 Pin Configuration and Functions

4.1 Pin Functions: TLV7031/41 Singles including "S" and "L" options




図 4-1.
TLV70x1
"North West" Pinout
DBV, DCK, Packages,
SOT-23-5, SC-70-5
Top View




図 4-2.
TLV70x1S
"South East" Pinout
DBV, DCK Packages,
SOT-23-5, SC-70-5
Top View




図 4-3.
TLV70x1L(2)
"TLV/LMC72xx type" Pinout
with reversed supplies
DBV Package,
SOT-23-5
Top View




図 4-4.
TLV70x1
5-Pin X2SON
Top View

表 4-1. Pin Functions

NAME	TLV7031, TLV7041		TLV7031S, TLV7041S	TLV7031L, TLV7041L(2)	I/O(1)	DESCRIPTION
	PINS		PINS	PINS		
	SOT-23, SC-70	X2SON(3)	SOT-23, SC-70	SOT-23		
OUT	1	1	4	1	O	Output
V-	2	3	2	5	-	Negative Supply Voltage
IN+	3	5	1	3	I	Non-Inverting (+) Input
IN-	4	4	3	4	I	Inverting (-) Input
V+	5	2	5	2	-	Positive Supply Voltage

(1) I = Input, O = Output
(2) The "L" pinout option is provided to replace the LMC72xx and TLV7211 in legacy designs and is not inteded for new designs. The TLV70x1 or TLV70x1S is recommeded for new designs.
(3) The application report *Designing and Manufacturing With TI's X2SON Packages* (SCEA055) provides more details to optimize PCB designs.

Copyright © 2024 Texas Instruments Incorporated

4.2 Pin Functions: TLV7032/42 Dual





図 4-5.
TLV7032/42
DGK, DDF Packages
8-Pin VSSOP, SOT-23
Top View



A. Connect thermal pad directly to V– pad.

図 4-6.
TLV7032/42
DSG Package
8-Pin WSON With Exposed Thermal Pad
Top View

表 4-2. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
INA–	2	I	Inverting input, channel A
INA+	3	I	Noninverting input, channel A
INB–	6	I	Inverting input, channel B
INB+	5	I	Noninverting input, channel B
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
VEE	4	—	Negative (lowest) supply or ground (for single-supply operation)
VCC	8	—	Positive (highest) supply

Copyright © 2024 Texas Instruments Incorporated

4.3 Pin Functions: TLV7034/44 Quad





図 4-7.
TLV7034/44
PW Packages
14-Pin TSSOP
Top View



A. Connect thermal pad to V–.

図 4-8.
TLV7034/44
RTE Package
16-Pin WQFN With Exposed Thermal Pad
Top View

表 4-3. Pin Functions

PIN			I/O	DESCRIPTION
NAME	TSSOP	WQFN		
–IN1 A	2	16	I	Inverting input, channel A
+IN A	3	1	I	Noninverting input, channel A
–IN B	6	5	I	Inverting input, channel B
+IN B	5	4	I	Noninverting input, channel B
–IN C	9	8	I	Inverting input, channel C
+IN C	10	9	I	Noninverting input, channel C
–IN D	13	13	I	Inverting input, channel D
+IN D	12	12	I	Noninverting input, channel D
NC	—	3, 10	—	No internal connection
OUT A	1	15	O	Output, channel A
OUT B	7	6	O	Output, channel B
OUT C	8	7	O	Output, channel C
OUT D	14	14	O	Output, channel D
VEE	11	11	—	Negative (lowest) supply or ground (for single-supply operation)
VCC	4	2	—	Positive (highest) supply

Copyright © 2024 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage $V_S = V_{CC} - V_{EE}$	–0.3	7	V
Input pins (IN+, IN-)(2)	V_{EE} – 0.3	7	V
Current into Input pins (IN+, IN-)		±10	mA
Output (OUT) (TLV703x)(3)	V_{EE} – 0.3	V_{CC} + 0.3	V
Output (OUT) (TLV704x)	V_{EE} – 0.3	7	V
Output short-circuit duration(4)		10	s
Junction temperature, T_J		150	°C
Storage temperature, T_{stg}	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
(2) Input terminals are diode-clamped to V_{EE}. Input signals that can swing 0.3V below V_{EE} must be current-limited to 10mA or less
(3) Output maximum is (V_{CC} + 0.3V) or 7V, whichever is less.
(4) Short-circuit to ground, one comparator per package.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage $V_S = V_{CC} – V_{EE}$	1.6	6.5	V
Supply voltage $V_S = V_{CC} – V_{EE}$, TLV70x1L and TLV70x1S only	1.2	6.5	V
Input voltage range	V_{EE} – 0.1	V_{CC} + 0.1	V
Ambient temperature, T_A	–40	125	°C

5.4 Thermal Information (Single)

THERMAL METRIC(1)		TLV7031/TLV7041 (Including L and S)			UNIT
		DPW (X2SON)	DBV (SOT-23)	DCK (SC70)	
		5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	533.2	297.2	278.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	302.7	224.7	186.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	408.3	200.1	113.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	71.5	141.2	82.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	405.9	198.9	112.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	188.3	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated

5.5 Thermal Information (Dual)

THERMAL METRIC[1]		TLV7032/TLV7042			UNIT
		DGK (VSSOP)	DDF (SOT-23)	DSG (WSON)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	211.7	212.5	106.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.1	127.3	127.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	133.5	129.2	72.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	28.3	25.8	16.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	131.7	129.0	72.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	47.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Thermal Information (Quad)

THERMAL METRIC[1]		TLV7034/44		UNIT
		RTE (QFN)	PW (TSSOP)	
		16 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.4	131.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	70.2	60.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.5	74.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	5.6	12.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	40.5	73.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	24.1	n/a	°C/W

Copyright © 2024 Texas Instruments Incorporated

5.7 Electrical Characteristics (Single)

V_S = 1.8V to 5V, V_{CM} = V_S / 2; minimum and maximum values are at T_A = –40°C to +125°C (unless otherwise noted). Typical values are at T_A = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IO}	Input Offset Voltage	V_S = 1.8V and 5V, V_{CM} = VS / 2		±0.1	±8	mV
V_{HYS}	Hysteresis	V_S = 1.8V and 5V, V_{CM} = VS / 2, T_A = 25°C	2	7	17	mV
V_{CM}	Common-mode voltage range		V_{EE}		V_{CC} + 0.1	V
I_B	Input bias current			2		pA
I_{OS}	Input offset current			1		pA
V_{OH}	Output voltage high (for TLV7031 only)	V_S = 5V, V_{EE} = 0V, I_O = 3mA	4.65	4.8		V
V_{OL}	Output voltage low	V_S = 5V, V_{EE} = 0V, I_O = 3mA		250	350	mV
I_{LKG}	Open-drain output leakage current (TLV7041 only)	V_S = 5V, V_{ID} = +0.1V (output high), V_{PULLUP} = V_{CC}		100		pA
CMRR	Common-mode rejection ratio	V_{EE} < V_{CM} < V_{CC}, V_S = 5V		73		dB
PSRR	Power supply rejection ratio	V_S = 1.8V to 5V, V_{CM} = V_S / 2		77		dB
I_{SC}	Short-circuit current	VS = 5V, sourcing		29		mA
		VS = 5V, sinking		33		
I_{CC}	Supply current	V_S = 1.8V, no load, V_{ID} = –0.1V (Output Low)		335	900	nA

5.8 Switching Characteristics (Single)

Typical values are at T_A = 25°C, V_S = 5V, V_{CM} = V_S / 2; CL = 15pF, input overdrive = 100mV (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PHL}	Propagation delay time, high to-low (RP = 2.5kΩ TLV7041 only)	Midpoint of input to midpoint of output, V_{OD} = 100mV		3		µs
t_{PLH}	Propagation delay time, low-to high (RP = 2.5kΩ TLV7041 only)	Midpoint of input to midpoint of output, V_{OD} = 100mV		3		µs
t_R	Rise time (TLV7031 only)	Measured from 10% to 90%		4.5		ns
t_F	Fall time	Measured from 10% to 90%		4.5		ns
t_{ON}	Power-up time	During power on, V_{CC} must exceed 1.6V for 200 µs before the output reflects the input.		200		µs

Copyright © 2024 Texas Instruments Incorporated

5.9 Electrical Characteristics (Dual)

V_S = 1.8V to 5V, V_{CM} = V_S / 2; minimum and maximum values are at T_A = –40°C to +125°C (unless otherwise noted). Typical values are at T_A = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IO}	Input Offset Voltage	V_S = 1.8V and 5V, V_{CM} = VS / 2		±0.1	±8	mV
V_{HYS}	Hysteresis	V_S = 1.8V and 5V, V_{CM} = VS / 2	3	10	25	mV
V_{CM}	Common-mode voltage range		V_{EE}		V_{CC} + 0.1	V
I_B	Input bias current			2		pA
I_{OS}	Input offset current			1		pA
V_{OH}	Output voltage high (for TLV7032 only)	V_S = 5V, V_{EE} = 0V, I_O = 3mA	4.65	4.8		V
V_{OL}	Output voltage low	V_S = 5V, V_{EE} = 0V, I_O = 3mA		250	350	mV
I_{LKG}	Open-drain output leakage current (TLV7042 only)	V_S = 5V, V_{ID} = +0.1V (output high), V_{PULLUP} = V_{CC}		100		pA
CMRR	Common-mode rejection ratio	V_{EE} < V_{CM} < V_{CC}, V_S = 5V		73		dB
PSRR	Power supply rejection ratio	V_S = 1.8V to 5V, V_{CM} = V_S / 2		77		dB
I_{SC}	Short-circuit current	VS = 5V, sourcing (for TLV7032 only)		29		mA
		VS = 5V, sinking		33		
I_{CC}	Supply current / Channel	V_S = 1.8V, no load, V_{ID} = –0.1V (Output Low)		315	750	nA

5.10 Switching Characteristics (Dual)

Typical values are at T_A = 25°C, V_S = 5V, V_{CM} = V_S / 2; CL = 15pF, input overdrive = 100mV (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PHL}	Propagation delay time, high to-low (RP = 4.99kΩ TLV7042 only) (1)	Midpoint of input to midpoint of output, V_{OD} = 100mV		3		µs
t_{PLH}	Propagation delay time, low-to high (RP = 4.99kΩ TLV7042 only) (1)	Midpoint of input to midpoint of output, V_{OD} = 100mV		3		µs
t_R	Rise time (TLV7032 only)	Measured from 20% to 80%		4.5		ns
t_F	Fall time	Measured from 20% to 80%		4.5		ns
t_{ON}	Power-up time	During power on, V_{CC} must exceed 1.6V for t_{ON} before the output reflects the input.		200		µs

(1) The lower limit for RP is 650Ω

Copyright © 2024 Texas Instruments Incorporated

5.11 Electrical Characteristics (Quad)

V_S = 1.8V to 5V, V_{CM} = V_S / 2; minimum and maximum values are at T_A = –40°C to +125°C (unless otherwise noted). Typical values are at T_A = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IO}	Input Offset Voltage	V_S = 1.8V and 5V, V_{CM} = VS / 2		±0.1	±8	mV
V_{HYS}	Hysteresis	V_S = 1.8V and 5V, V_{CM} = VS / 2	3	10	25	mV
V_{CM}	Common-mode voltage range		V_{EE}		V_{CC} + 0.1	V
I_B	Input bias current			2		pA
I_{OS}	Input offset current			1		pA
V_{OH}	Output voltage high (for TLV7034 only)	V_S = 5V, V_{EE} = 0V, I_O = 3mA	4.65	4.8		V
V_{OL}	Output voltage low	V_S = 5V, V_{EE} = 0V, I_O = 3mA		250	350	mV
I_{LKG}	Open-drain output leakage current (TLV7044 only)	V_S = 5V, V_{ID} = +0.1V (output high), V_{PULLUP} = V_{CC}		100		pA
CMRR	Common-mode rejection ratio	V_{EE} < V_{CM} < V_{CC}, V_S = 5V		73		dB
PSRR	Power supply rejection ratio	V_S = 1.8V to 5V, V_{CM} = V_S / 2		77		dB
I_{SC}	Short-circuit current	VS = 5V, sourcing (for TLV7034 only)		29		mA
		VS = 5V, sinking		33		
I_{CC}	Supply current / Channel	V_S = 1.8V, no load, V_{ID} = –0.1V (Output Low)		315	750	nA

5.12 Switching Characteristics (Quad)

Typical values are at T_A = 25°C, V_S = 5V, V_{CM} = V_S / 2; CL = 15pF, input overdrive = 100mV (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PHL}	Propagation delay time, high to-low (RP = 4.99kΩ TLV7044 only) (1)	Midpoint of input to midpoint of output, V_{OD} = 100mV		3		µs
t_{PLH}	Propagation delay time, low-to high (RP = 4.99kΩ TLV7044 only) (1)	Midpoint of input to midpoint of output, V_{OD} = 100mV		3		µs
t_R	Rise time (TLV7034 only)	Measured from 20% to 80%		4.5		ns
t_F	Fall time	Measured from 20% to 80%		4.5		ns
t_{ON}	Power-up time	During power on, V_{CC} must exceed 1.6V for t_{ON} before the output reflects the input..		400		µs

(1) The lower limit for RP is 650Ω

Copyright © 2024 Texas Instruments Incorporated

5.13 Timing Diagrams




図 5-1. Start-Up Time Timing Diagram (IN+ > IN–)




図 5-2. Propagation Delay Timing Diagram


注

The propagation delays t_{pLH} and t_{pHL} include the contribution of input offset and hysteresis.

Copyright © 2024 Texas Instruments Incorporated


5.14 Typical Characteristics

T_A = 25°C, V_{CC} = 5V, V_{EE} = 0V, V_{CM} = V_{CC}/2, C_L = 15pF




V_{CC} = 1.8V

図 5-3. Input Offset vs Temperature




V_{CC} = 3.3V

図 5-4. Input Offset vs Temperature




V_{CC} = 5V

図 5-5. Input Offset vs Temperature




V_{CC} = 1.8V

図 5-6. Input Offset Voltage vs V_{CM}



V_{CC} = 3.3V

図 5-7. Input Offset Voltage vs V_{CM}




V_{CC} = 5V

図 5-8. Input Offset Voltage vs V_{CM}

Copyright © 2024 Texas Instruments Incorporated


5.14 Typical Characteristics (continued)

T_A = 25°C, V_{CC} = 5V, V_{EE} = 0V, V_{CM} = V_{CC}/2, C_L = 15pF




V_{CC} = 1.8V to 5V TLV70x1

図 5-9. Hysteresis vs Temperature




V_{CC} = 1.8V TLV70x1

図 5-10. Hysteresis vs V_{CM}




V_{CC} = 3.3V TLV70x1

図 5-11. Hysteresis vs V_{CM}




V_{CC} = 5V TLV70x1

図 5-12. Hysteresis vs V_{CM}



V_{CC} = 1.8V to 5V TLV70x2

図 5-13. Hysteresis vs Temperature




V_{CC} = 1.8V TLV70x2

図 5-14. Hysteresis vs V_{CM}

Copyright © 2024 Texas Instruments Incorporated


5.14 Typical Characteristics (continued)

T_A = 25°C, V_{CC} = 5V, V_{EE} = 0V, V_{CM} = V_{CC}/2, C_L = 15pF




V_{CC} = 3.3V TLV70x2

図 5-15. Hysteresis vs V_{CM}




V_{CC} = 5V TLV70x2

図 5-16. Hysteresis vs V_{CM}




A. V_{CC} = 5V

図 5-17. Input Bias Current vs Temperature




V_{CC} = 1.8V TLV703x

図 5-18. Output Voltage High vs Output Source Current



V_{CC} = 5V TLV703x

図 5-19. Output Voltage High vs Output Source Current




V_{CC} = 1.8V

図 5-20. Output Voltage Low vs Output Sink Current

Copyright © 2024 Texas Instruments Incorporated


5.14 Typical Characteristics (continued)

T_A = 25°C, V_{CC} = 5V, V_{EE} = 0V, V_{CM} = V_{CC}/2, C_L = 15pF




V_{CC} = 5V

図 5-21. Output Voltage Low vs Output Sink Current




V_{CM} = V_{CC} / 2

図 5-22. Output Short-Circuit (Sink) Current vs Temperature




V_{CM} = V_{CC} / 2 TLV703x

図 5-23. Output Short-Circuit (Source) Current vs Temperature




V_{CM} = V_{CC} / 2

図 5-24. Output Short Circuit (Sink) vs V_{CC}



V_{CM} = V_{CC} / 2 TLV703x

図 5-25. Output Short Circuit (Source) vs V_{CC}




V_{CM} = V_{CC} / 2 TLV70x1

図 5-26. I_{CC} vs Temperature

Copyright © 2024 Texas Instruments Incorporated


5.14 Typical Characteristics (continued)

T_A = 25°C, V_{CC} = 5V, V_{EE} = 0V, V_{CM} = V_{CC}/2, C_L = 15pF




V_{CM} = V_{CC} / 2 TLV70x1

図 5-27. I_{CC} vs V_{CC}




V_{CM} = V_{CC} / 2 TLV70x2

図 5-28. I_{CC} vs Temperature




V_{CM} = V_{CC} / 2 TLV70x2

図 5-29. I_{CC} vs V_{CC}




V_{OD} = 100mV TLV703x Rise only

図 5-30. Rise/Fall Time vs Load Capacitance



V_{CC} = 3.3V to 5V TLV703x

図 5-31. Propagation Delay (L-H) vs Input Overdrive



V_{CC} = 3.3V to 5V

図 5-32. Propagation Delay (H-L) vs Input Overdrive


Copyright © 2024 Texas Instruments Incorporated

6 Detailed Description

6.1 Overview

The TLV703x and TLV704x are nano-power comparators with push-pull and open-drain outputs. Operating from 1.6V to 6.5V and consuming only 315nA, the TLV703x and TLV704x are designed for portable and industrial applications. The TLV703x and TLV704x are available in a variety of leadless and leaded packages to offer significant board space saving in space-challenged designs. The TLV70x1S and TLV70x1L offer alternate pinouts with an exteded 1.2V minimum supply.

6.2 Functional Block Diagram



6.3 Feature Description

The TLV703x and TLV704x devices are nanoPower comparators that are capable of operating at low voltages. The TLV703x and TLV704x feature a rail-to-rail input stage capable of operating up to 100mV beyond the VCC power supply rail. The TLV703x (push-pull) and TLV704x (open-drain) also feature internal hysteresis.

6.4 Device Functional Modes

The TLV703x and TLV704x have a power-on-reset (POR) circuit. While the power supply (V_S) is less than the minimum supply voltage, either upon ramp-up or ramp-down, the POR circuitry is activated.

For the TLV703x, the POR circuit holds the output low (at V_{EE}) while activated.

For the TLV704x, the POR circuit keeps the output high impedance (logical high) while activated.

When the supply voltage is greater than, or equal to, the minimum supply voltage, the comparator output reflects the state of the differential input (V_{ID}).

Copyright © 2024 Texas Instruments Incorporated

6.4.1 Inputs

The TLV703x and TLV704x input common-mode extends from V_{EE} to 100mV above V_{CC}. The differential input voltage (V_{ID}) can be any voltage within these limits. No phase inversion of the comparator output occurs when the input pins exceed V_{CC} and V_{EE}.

The input of TLV703x and TLV704x is fault tolerant and maintains the same high input impedance when V_{CC} is unpowered or ramping up. The input can be safely driven up to the specified maximum voltage (7V) with V_{CC} = 0V. The V_{CC} is isolated from the input and maintains the high impedance even when a higher voltage is applied to the input.

The input bias current is typically 1pA for input voltages between V_{CC} and V_{EE}. The comparator inputs are protected from voltages below V_{EE} by internal diodes connected to V_{EE}. As the input voltage goes under V_{EE}, the protection diodes become forward biased and begin to conduct causing the input bias current to increase exponentially. Input bias current typically doubles every 10°C temperature increases.

6.4.2 Internal Hysteresis

The device hysteresis transfer curve is shown in 図 6-1. This curve is a function of three components: V_{TH}, V_{OS}, and V_{HYST}:

- V_{TH} is the actual set voltage or threshold trip voltage.
- V_{OS} is the internal offset voltage between V_{IN+} and $V_{IN–}$. This voltage is added to V_{TH} to form the actual trip point at which the comparator must respond to change output states.
- V_{HYST} is the internal hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise (7mV for both TLV703x and TLV704x).




図 6-1. Hysteresis Transfer Curve

6.4.3 Output

The TLV703x features a push-pull output stage eliminating the need for an external pullup resistor.

The TLV704x features an open-drain output stage enabling the output logic levels to be pulled up to an external source up to 6.5V independent of the supply voltage.

Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The TLV703x and TLV704x are nano-power comparators with reasonable response time. The comparators have a rail-to-rail input stage with integrated hysteresis that can monitor signals beyond the positive supply rail. When higher levels of hysteresis are required, positive feedback can be externally added. The push-pull output stage of the TLV703x is an excellent choice for reduced power budget applications and features no shoot-through current. When level shifting or wire-ORing of the comparator outputs is needed, the TLV704x with open-drain output stage is well suited to meet the system needs. In either case, the wide operating voltage range, low quiescent current, and small size of the TLV703x and TLV704x make these comparators excellent candidates for battery-operated and portable, handheld designs.

7.1.1 Inverting Comparator With Hysteresis for TLV703x

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V_{CC}), as shown in 図 7-1. When V_{IN} at the inverting input is less than V_A, the output voltage is high (for simplicity, assume V_O switches as high as V_{CC}). The three network resistors can be represented as R1 || R3 in series with R2. 式 1 defines the high-to-low trip voltage (V_{A1}).

$$V_{A1} = V_{CC} \times \frac{R2}{(R1 \parallel R3) + R2} \tag{1}$$

When V_{IN} is greater than V_A, the output voltage is low, very close to ground. In this case, the three network resistors can be presented as R2 || R3 in series with R1. Use 式 2 to define the low to high trip voltage (V_{A2}).

$$V_{A2} = V_{CC} \times \frac{R2 \parallel R3}{R1 + (R2 \parallel R3)} \tag{2}$$

式 3 defines the total hysteresis provided by the network.

$$\Delta V_A = V_{A1} - V_{A2} \tag{3}$$

Copyright © 2024 Texas Instruments Incorporated




図 7-1. TLV703x in an Inverting Configuration With Hysteresis

7.1.2 Non-Inverting Comparator With Hysteresis for TLV703x

A noninverting comparator with hysteresis requires a two-resistor network, as shown in 図 7-2, and a voltage reference (V_{REF}) at the inverting input. When V_{IN} is low, the output is also low. For the output to switch from low to high, V_{IN} must rise to V_{IN1}. Use 式 4 to calculate V_{IN1}.

$$V_{IN1} = R1 \times \frac{V_{REF}}{R2} + V_{REF} \tag{4}$$


When V_{IN} is high, the output is also high. For the comparator to switch back to a low state, V_{IN} must drop to V_{IN2} such that V_A is equal to V_{REF}. Use 式 5 to calculate V_{IN2}.

$$V_{IN2} = \frac{V_{REF}\,(R1 + R2) - V_{CC} \times R1}{R2} \tag{5}$$

The hysteresis of this circuit is the difference between V_{IN1} and V_{IN2}, as shown in 式 6.

$$\Delta V_{IN} = V_{CC} \times \frac{R1}{R2} \tag{6}$$

Copyright © 2024 Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

図 7-2. TLV703x in a Noninverting Configuration With Hysteresis

Copyright © 2024 Texas Instruments Incorporated

7.2 Typical Applications

7.2.1 Window Comparator

Window comparators are commonly used to detect undervoltage and overvoltage conditions. 図 7-3 shows a simple window comparator circuit.




図 7-3. TLV704x-Based Window Comparator

7.2.1.1 Design Requirements

For this design, follow these design requirements:

- Alert (logic low output) when an input signal is less than 1.1V
- Alert (logic low output) when an input signal is greater than 2.2V
- Alert signal is active low
- Operate from a 3.3V power supply

7.2.1.2 Detailed Design Procedure

Configure the circuit as shown in 図 7-3. Connect V_{CC} to a 3.3V power supply and V_{EE} to ground. Make R1, R2, and R3 each 10MΩ resistors. These three resistors are used to create the positive and negative thresholds for the window comparator (V_{TH+} and $V_{TH–}$). With each resistor being equal, V_{TH+} is 2.2V and V_{TH-} is 1.1V. Large resistor values such as 10MΩ are used to minimize power consumption. The sensor output voltage is applied to the inverting and noninverting inputs of the two TLV704x devices. The TLV704x is used for the open-drain output configuration. Using the TLV704x allows the two comparator outputs to be wire-ored together. The respective comparator outputs are low when the sensor is less than 1.1V or greater than 2.2V. V_{OUT} is high when the sensor is in the range of 1.1V to 2.2V.

Copyright © 2024 Texas Instruments Incorporated

7.2.1.3 Application Curve





図 7-4. Window Comparator Results

7.2.2 IR Receiver Analog Front End

A single TLV703x device can be used to build a complete IR receiver analog front end (AFE). The nanoamp quiescent current and low input bias current make possible powereing the circuit with a coin cell battery, which can last for years.



Copyright © 2017, Texas Instruments Incorporated

図 7-5. IR Receiver Analog Front End Using TLV703x

7.2.2.1 Design Requirements

For this design, follow these design requirements:

- Use a proper resistor (R_1) value to generate an adequate signal amplitude applied to the inverting input of the comparator.
- The low input bias current I_B (2pA typical) allows a greater value of R1 to be used.
- The RC constant value (R_2 and C_1) must support the targeted data rate (that is, 9,600 bauds) to maintain a valid tripping threshold.
- The hysteresis introduced with R_3 and R_4 helps to avoid spurious output toggles.

Copyright © 2024 Texas Instruments Incorporated

7.2.2.2 Detailed Design Procedure

The IR receiver AFE design is highly streamlined and optimized. R_1 converts the IR light energy induced current into voltage and applies to the inverting input of the comparator. The RC network of R_2 and C_1 establishes a reference voltage V_{ref}, which tracks the mean amplitude of the IR signal. The noninverting input is directly connected to V_{ref} through R3. R3 and R4 are used to produce a hysteresis to keep transitions free of spurious toggles. To reduce the current drain from the coin cell battery, data transmission must be short and infrequent.

More technical details are provided in the TI TechNote *Low Power Comparator for Signal Processing and Wake-Up Circuit in Smart Meters* (SNVA808).

7.2.2.3 Application Curve




図 7-6. IR Receiver AFE Waveforms

7.2.3 Square-Wave Oscillator

A square-wave oscillator can be used as low-cost timing reference or system supervisory clock source.




図 7-7. Square-Wave Oscillator

7.2.3.1 Design Requirements

The square-wave period is determined by the RC time constant of the capacitor and resistor. The maximum frequency is limited by the propagation delay of the device and the capacitance load at the output. The low input bias current allows a lower capacitor value and larger resistor value combination for a given oscillator frequency, which can help reduce BOM cost and board space.

7.2.3.2 Detailed Design Procedure

The oscillation frequency is determined by the resistor and capacitor values. The following section provides details to calculate these component values.




図 7-8. Square-Wave Oscillator Timing Thresholds

First consider the output of figure 図 7-7 is high, which indicates the inverted input V_C is lower than the noninverting input (V_A). This causes the C_1 to be charged through R_4, and the voltage V_C increases until equal to the noninverting input. The value of V_A at the point is calculated by 式 7.

$$V_{A1} = \frac{V_{CC} \times R_2}{R_2 + R_1 \| R_3} \tag{7}$$

If $R_1 = R_2 = R_3$, then $V_{A1} = 2V_{CC}/3$

Copyright © 2024 Texas Instruments Incorporated

At this time the comparator output trips pulling down the output to the negative rail. The value of V_A at this point is calculated by 式 8.

$$V_{A2} = \frac{V_{CC}(R_2 \| R_3)}{R_1 + R_2 \| R_3} \tag{8}$$

If $R_1 = R_2 = R_3$, then $V_{A2} = V_{CC}/3$

The C_1 now discharges though the R_4, and the voltage V_{CC} decreases until reaching V_{A2}. At this point, the output switches back to the starting state. The oscillation period equals the time duration from $2V_{CC}$ / 3 to V_{CC} / 3 then back to $2V_{CC}$ / 3, which is given by R_4C_1 × ln2 for each trip. Therefore, the total time duration is calculated as $2R_4C_1$ × ln2. The oscillation frequency can be obtained by 式 9:

$$f = 1/(2\ R4 \times C1 \times In2) \tag{9}$$

7.2.3.3 Application Curve

図 7-9 shows the simulated results of an oscillator using the following component values:

- $R_1 = R_2 = R_3 = R_4 = 100k\Omega$
- $C_1 = 100pF$, $C_L = 20pF$
- V+ = 5V, V– = GND
- C_{stray} (not shown) from V_A to GND = 10pF




図 7-9. Square-Wave Oscillator Output Waveform

7.2.4 Quadrature Rotary Encoder

A quadrature encoder for rotary motors/shafts utilizing a Tunneling Magnetoresitance (TMR) Rotation Sensor can track the position of the motor shaft even when power is turned off, while the TLV7032 provides additional hysteresis to prevent unwanted output toggling between quadrants. The TLV7032 can be used with other sensing techniques as well, such as optical, capacitive, or inductive.





図 7-10. Quadrant Encoder Detector

7.2.4.1 Design Requirements

TMR Rotation Sensors general have two digital, binary outputs that are 90 degrees out of phase. The TLV7032 can be used to provide additional hysteresis maintains there is not any unwanted toggling of the output when the sensors are between the transition points of two quadrants. The TLV7032 already provides 10mV of typical internal hysteresis. By dividing down the output voltage from the rotation sensor using a voltage divider, the internal hysteresis scales up by the same voltage divider ratio.



$$V_{OUT} = V_{IN} \times \frac{R2}{R1+R2}$$

図 7-11. Voltage Divider Equation

Copyright © 2024 Texas Instruments Incorporated

7.2.4.2 Detailed Design Procedure

First, choose a target range of hysteresis vlaue to achieve. For this design example, 50mV of hysteresis is chosen as the target. Since the TLV7032 already has 10mV (typ) of internal hysteresis, the voltage output from the TMR Rotation Sensor must be scaled down by a factor of 5. This way, the 10mV of internal hysteresis gets scaled up by a factor of 5, resulting in 50mV of hysteresis. The minimum output HIGH level for the TMR Rotation Sensor used in Figure 47 is 5.25V. Since 5.25V is the minimum output high value, this can be used to substitute V_{IN} from the Voltage Divider Equation in Figure 48. Since the voltage from the TMR rotation sensor needs to be scaled down by a factor of 5, the equation in Figure 48 can be rewritten as:

$$\frac{1}{5} = \frac{R_2}{R_1 + R_2}$$

The above equation can be solved for using standard resistor values, where R_1 = 100kΩ, and R_2 = 24.9kΩ. The minimum voltage seen at the noninverting pins of the comparator when the output is HIGH is 1.05V. To make the device transition at 50% output high level, the inverting pins of the TLV7032 must be tied to a 0.525V reference.

7.2.4.3 Application Curve

Figure 49 shows the TLV7032 achieving approximately 50mV of hysteresis using the following component values:

- R_1 = 100kΩ
- R_2 = 24.9kΩ
- V_{REF} (IN-) = 0.525V




図 7-12. DC Input Voltage Sweep

7.3 Power Supply Recommendations

The TLV703x and TLV704x have a recommended operating voltage range (V_S) of 1.6V to 6.5V. V_S is defined as V_{CC} – V_{EE}. Therefore, the supply voltages used to create V_S can be single-ended or bipolar. For example, single-ended supply voltages of 5V and 0V and bipolar supply voltages of +2.5V and –2.5V create comparable operating voltages for V_S. However, when bipolar supply voltages are used, be aware that the logic low level of the comparator output is referenced to V_{EE}.

Output capacitive loading and output toggle rate causes the average supply current to rise over the quiescent current.

Copyright © 2024 Texas Instruments Incorporated

7.4 Layout

7.4.1 Layout Guidelines

To reduce PCB fabrication cost and improve reliability, TI recommends using a 4-mil via at the center pad connected to the ground trace or plane on the bottom layer.

TI recommends a power-supply bypass capacitor of 100nF when supply output impedance is high, supply traces are long, or when excessive noise is expected on the supply lines. Bypass capacitors are also recommended when the comparator output drives a long trace or is required to drive a capacitive load. Due to the fast rising and falling edge rates and high-output sink and source capability of the TLV703x and TLV704x output stages, higher than normal quiescent current can be drawn from the power supply. Under this circumstance, the system will benefit from a bypass capacitor directly from the supply pin to ground.

7.4.2 Layout Example




図 7-13. Layout Example

The application report *Designing and Manufacturing With TI's X2SON Packages* (SCEA055) helps PCB designers to achieve optimal designs.

8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV70x1 device family. The TLV7011 Micro-Power Comparator Dip Adaptor Evaluation Module can be requested at the Texas Instruments website through the product folder or purchased directly from the TI eStore.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

- *Designing and Manufacturing With TI's X2SON Packages* (SCEA055)
- *Low Power Comparator for Signal Processing and Wake-Up Circuit in Smart Meters* (SNVA808)

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision I (June 2024) to Revision J (November 2024)	Page
• 「S」および「L」のテキスト、および電源電圧を更新	1
• Added 1.2V Recommended Min Supply for "S" and "L" devices	7

Copyright © 2024 Texas Instruments Incorporated

Changes from Revision H (July 2021) to Revision I (June 2024) **Page**

- パッケージ バリアント TLV70x1L および TLV70xS を追加 1

Changes from Revision G (Nov 2020) to Revision H (July 2021) **Page**

- TSSOP パッケージ オプションのリリース 1

Changes from Revision F (November 2019) to Revision G (December 2020) **Page**

- ドキュメント全体にわたって表、図、相互参照の採番方法を更新 1
- デュアル チャネル オプションに SOT-23 (8) と WSON (8) を追加 1

Changes from Revision E (June 2019) to Revision F (November 2019) **Page**

- クワッド チャネル バージョンを追加 1
- デュアル チャネル オプションに SOT-23 (8) と WSON (8) を追加 1
- クワッド パッケージ オプションを追加 1
- Added TSSOP and RTE pinout information to *Pin Configuration and Functions* section 5

Changes from Revision D (April 2019) to Revision E (June 2019) **Page**

- Changed VOH min from 4.7V to 4.65V for all package options in EC Table (Single) 9
- Changed VOL max from 300mV to 350mV for all package options in EC Table (Single) 9
- Deleted separate rows for VOH & VOL for DBV package options only in EC Table (Single) 9

Changes from Revision C (March 2019) to Revision D (April 2019) **Page**

- Added separate rows for VOH & VOL for DBV package options in EC Table (Single) 9

Changes from Revision B (May 2018) to Revision C (March 2019) **Page**

- VSSOP パッケージにデュアル チャネル バージョンを追加 1
- ドキュメント全体を通して TLV7031 を TLV703x に、TLV7041 を TLV704x に変更 1
- デュアル チャネル バージョンを追加 1
- 製品情報に VSSOP パッケージのデュアル チャネル バージョンを追加 1
- 「SOT-23 パッケージはプレビューのみです」を削除 1

Changes from Revision A (January 2018) to Revision B (May 2018) **Page**

- プレビューの SC70 パッケージを量産データに変更 1

Changes from Revision * (September 2017) to Revision A (January 2018) **Page**

- データシートのタイトルを「TLV7031/TLV7041 小型、nanoPower、低電圧コンパレータ」から「TLV7031 および TLV7041 小型、nanoPower、低電圧コンパレータ」に変更 1
- 「*特長*」に内部ヒステリシスの箇条書き項目を追加 1

Copyright © 2024 Texas Instruments Incorporated

- 「*特長*」に、プッシュプル出力およびオープン ドレイン出力のオプションがどのデバイスに存在するかを記載 1
- 特性グラフが TLV7031 と TLV7041 の両方のデバイスを対象としているため、グラフのタイトルから (TLV7031) を削除 1
- Added X2SON tablenote to *Pin Functions* table 4
- Changed 図 5-2 12
- Added note to the *Timing Diagrams* section 12
- Smoothed Propagation Delay plots in 図 5-31 through 13
- Changed vertical labels on 図 5-20, 図 5-21, 図 5-17, and 図 5-30 13
- Changed *Functional Block Diagram* 18
- Changed text '...external source up to 7V to 6.5V' 19
- Changed 図 7-3 23
- Added note to the *Layout Example* section 31
- Added *Documentation Support* section 32

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV7031DBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1IE2
TLV7031DBVR.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IE2
TLV7031DBVR.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IE2
TLV7031DBVRG4.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	
TLV7031DBVRG4.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	
TLV7031DCKR	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN | POST-PLAT AG SPOT	Level-2-260C-1 YEAR	-40 to 125	19P
TLV7031DCKR.A	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19P
TLV7031DCKR.B	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19P
TLV7031DCKT	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU | POST-PLAT AG SPOT	Level-2-260C-1 YEAR	-40 to 125	19P
TLV7031DCKT.A	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19P
TLV7031DCKT.B	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19P
TLV7031DPWR	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7K
TLV7031DPWR.A	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7K
TLV7031DPWR.B	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7K
TLV7031LDBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3JVH
TLV7031SDBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3K2H
TLV7031SDBVR.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3K2H
TLV7031SDCKR	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	POST-PLAT AG SPOT	Level-1-260C-UNLIM	-40 to 125	3JXH
TLV7031SDCKR.A	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	POST-PLAT AG SPOT	Level-1-260C-UNLIM	-40 to 125	3JXH
TLV7032DDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22KF
TLV7032DDFR.A	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22KF
TLV7032DDFRG4	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22KF
TLV7032DDFRG4.A	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22KF
TLV7032DGKR	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 125	7032
TLV7032DGKR.A	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7032
TLV7032DSGR	Active	Production	WSON (DSG) | 8	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1ZXH
TLV7032DSGR.A	Active	Production	WSON (DSG) | 8	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1ZXH

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV7034PWR	Active	Production	TSSOP (PW) | 14	2000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 125	TLV7034
TLV7034PWR.A	Active	Production	TSSOP (PW) | 14	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV7034
TLV7034RTER	Active	Production	WQFN (RTE) | 16	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TL7034
TLV7034RTER.A	Active	Production	WQFN (RTE) | 16	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TL7034
TLV7041DBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1IF2
TLV7041DBVR.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IF2
TLV7041DBVR.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IF2
TLV7041DBVRG4.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	1IF2
TLV7041DBVRG4.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	1IF2
TLV7041DCKR	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN | POST-PLAT AG SPOT	Level-2-260C-1 YEAR	-40 to 125	19Q
TLV7041DCKR.A	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19Q
TLV7041DCKR.B	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19Q
TLV7041DCKT	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU | POST-PLAT AG SPOT	Level-2-260C-1 YEAR	-40 to 125	19Q
TLV7041DCKT.A	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19Q
TLV7041DCKT.B	Active	Production	SC70 (DCK) | 5	250 | SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19Q
TLV7041DPWR	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7L
TLV7041DPWR.A	Active	Production	X2SON (DPW) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7L
TLV7041LDBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3JWH
TLV7041SDBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3K3H
TLV7041SDBVR.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3K3H
TLV7041SDCKR	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	POST-PLAT AG SPOT	Level-1-260C-UNLIM	-40 to 125	3JZH
TLV7041SDCKR.A	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	POST-PLAT AG SPOT	Level-1-260C-UNLIM	-40 to 125	3JZH
TLV7042DDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22LF
TLV7042DDFR.A	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22LF
TLV7042DGKR	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU | SN | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	7042
TLV7042DGKR.A	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7042
TLV7042DGKRG4	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7042
TLV7042DGKRG4.A	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7042

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV7042DSGR	Active	Production	WSON (DSG) | 8	3000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 125	1ZZH
TLV7042DSGR.A	Active	Production	WSON (DSG) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZZH
TLV7042DSGRG4	Active	Production	WSON (DSG) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZZH
TLV7042DSGRG4.A	Active	Production	WSON (DSG) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZZH
TLV7044PWR	Active	Production	TSSOP (PW) | 14	2000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 125	TLV7044
TLV7044PWR.A	Active	Production	TSSOP (PW) | 14	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV7044
TLV7044RTER	Active	Production	WQFN (RTE) | 16	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TL7044
TLV7044RTER.A	Active	Production	WQFN (RTE) | 16	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TL7044
TLV7044RTERG4	Active	Production	WQFN (RTE) | 16	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL7044
TLV7044RTERG4.A	Active	Production	WQFN (RTE) | 16	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL7044

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV7031, TLV7032, TLV7034, TLV7041, TLV7042, TLV7044 :


- Automotive : TLV7031-Q1, TLV7032-Q1, TLV7034-Q1, TLV7041-Q1, TLV7042-Q1, TLV7044-Q1

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7031DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7031DCKR	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
TLV7031DCKT	SC70	DCK	5	250	180.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
TLV7031DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV7031LDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7031SDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7031SDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
TLV7032DDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7032DDFRG4	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7032DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV7032DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV7034PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV7034PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV7034RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV7041DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7041DCKR	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
TLV7041DCKT	SC70	DCK	5	250	180.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
TLV7041DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV7041LDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7041SDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7041SDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
TLV7042DDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV7042DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV7042DGKRG4	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV7042DSGR	WSON	DSG	8	3000	178.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV7042DSGRG4	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV7044PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV7044RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV7044RTERG4	WQFN	RTE	16	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7031DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV7031DCKR	SC70	DCK	5	3000	208.0	191.0	35.0
TLV7031DCKT	SC70	DCK	5	250	210.0	185.0	35.0
TLV7031DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
TLV7031LDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV7031SDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV7031SDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
TLV7032DDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV7032DDFRG4	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV7032DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV7032DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV7034PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
TLV7034PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TLV7034RTER	WQFN	RTE	16	3000	360.0	360.0	36.0
TLV7041DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV7041DCKR	SC70	DCK	5	3000	208.0	191.0	35.0
TLV7041DCKT	SC70	DCK	5	250	210.0	185.0	35.0
TLV7041DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7041LDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV7041SDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV7041SDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
TLV7042DDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV7042DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV7042DGKRG4	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV7042DSGR	WSON	DSG	8	3000	208.0	191.0	35.0
TLV7042DSGRG4	WSON	DSG	8	3000	210.0	185.0	35.0
TLV7044PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
TLV7044RTER	WQFN	RTE	16	3000	360.0	360.0	36.0
TLV7044RTERG4	WQFN	RTE	16	5000	367.0	367.0	35.0

PACKAGE OUTLINE

DBV0005A

SOT-23 - 1.45 mm max height


SMALL OUTLINE TRANSISTOR




4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DGK0008A

VSSOP - 1.1 mm max height


SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X




SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RTE 16

WQFN - 0.8 mm max height

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




RTE0016C

PACKAGE OUTLINE


WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X




SOLDER MASK DETAILS

4219117/B 04/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

DPW 5 X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4211218-3/D

PACKAGE OUTLINE

DPW0005A

X2SON - 0.4 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



4223102/D 03/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4223102/D 03/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 3
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:100X

4223102/D 03/2022

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DCK0005A

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/G 11/2024

NOTES: (continued)


9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DDF0008A


SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224783/A

PACKAGE OUTLINE

DSG0008A

WSON - 0.8 mm max height


PLASTIC SMALL OUTLINE - NO LEAD




4218900/E 08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:20X




SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

PW0014A


TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X




SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月