# TLV743P 300mA、低ドロップアウト・レギュレータ

## 1 特長

- 入力電圧範囲: 1.4V～5.5V
- 1µFのセラミック出力コンデンサで安定動作
- フォールドバック過電流保護
- パッケージ
  - SOT-23 (5)
  - X2SON (4)
- 非常に低いドロップアウト: 300mAで125mV ($3.3V_{OUT}$)
- 精度: 標準値1%、最大値1.4%
- 低い$I_Q$: 34µA
- 固定出力電圧で利用可能: 1V～3.3V
- 高いPSRR: 1kHzにおいて50dB
- アクティブ出力放電

## 2 アプリケーション

- タブレット
- スマートフォン
- ノートPCおよびデスクトップPC
- 携帯型産業用および民生用製品
- WLANおよび他のPCアドオン・カード
- カメラ・モジュール

## 3 概要

TLV743P低ドロップアウト・リニア・レギュレータ(LDO)は、非常に小型で静止電流の低いLDOであり、優れたラインおよび負荷過渡特性で300mAを供給できます。このデバイスの標準精度は1%です。

TLV743Pは、1µFの小さな出力コンデンサで安定するよう設計されています。TLV743Pデバイスは、電源投入時とイネーブル時に、フォールドバック電流制御を行います。この機能は、バッテリで動作するデバイスにおいては特に重要です。

TLV743Pにはアクティブ・プルダウン回路があり、デバイスがディセーブルになったときに出力負荷を迅速に放電できます。

TLV743Pは、標準のDBV (SOT-23)およびDQN (X2SON)パッケージで供給されます。

**製品情報(1)**

| 型番 | パッケージ | 本体サイズ(公称) |
|---|---|---|
| TLV743P | SOT-23 (5) | 2.90mm×1.60mm |
| | X2SON (4) | 1.00mm×1.00mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にあるパッケージ・オプションについての付録を参照してください。

**代表的なアプリケーション回路**




**ドロップアウト電圧と出力電流との関係**




英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

# 目次

**1** 特長 ... 1
**2** アプリケーション ... 1
**3** 概要 ... 1
**4** 改訂履歴 ... 2
**5** **Pin Configuration and Functions** ... 4
**6** **Specifications** ... 5
6.1 Absolute Maximum Ratings ... 5
6.2 ESD Ratings ... 5
6.3 Recommended Operating Conditions ... 5
6.4 Thermal Information ... 5
6.5 Electrical Characteristics ... 6
6.6 Typical Characteristics ... 8
**7** **Detailed Description** ... 13
7.1 Overview ... 13
7.2 Functional Block Diagram ... 13
7.3 Feature Description ... 14
7.4 Device Functional Modes ... 15
**8** **Application and Implementation** ... 16
8.1 Application Information ... 16
8.2 Typical Application ... 18
**9** **Power Supply Recommendations** ... 19
**10** **Layout** ... 19
10.1 Layout Guidelines ... 19
10.2 Layout Examples ... 19
**11** デバイスおよびドキュメントのサポート ... 20
11.1 デバイス・サポート ... 20
11.2 ドキュメントのサポート ... 20
11.3 ドキュメントの更新通知を受け取る方法 ... 20
11.4 コミュニティ・リソース ... 20
11.5 商標 ... 21
11.6 静電気放電に関する注意事項 ... 21
11.7 Glossary ... 21
**12** メカニカル、パッケージ、および注文情報 ... 21

## 4 改訂履歴

**Revision B (March 2018)** から **Revision C** に変更 **Page**

- Changed description of EN pin in *Pin Functions* table ... 4
- Deleted typical specification from $V_{EN(HI)}$ and $V_{EN(LO)}$ parameters ... 6
- Added maximum specification to $I_{LIM}$ parameter ... 7
- 追加 condition to *1-V Load Regulation vs $I_{OUT}$ and Temperature* figure ... 8
- 追加 condition to *1.8-V Load Regulation vs $I_{OUT}$ and Temperature* figure ... 8
- 追加 condition to *3.3-V Load Regulation vs $I_{OUT}$ and Temperature* figure ... 8
- 追加 condition to *1.2-V Dropout Voltage vs $I_{OUT}$ and Temperature* figure ... 9
- 追加 condition to *1.8-V Dropout Voltage vs $I_{OUT}$ and Temperature* figure ... 9
- 追加 condition to *3.3-V Dropout Voltage vs $I_{OUT}$ and Temperature* figure ... 9
- 追加 *and Output Enable* to title and changed first paragraph of *Shutdown and Output Enable* section ... 14
- 追加 DBV package to *Maximum Ambient Temperature vs Device Power Dissipation* figure and text reference ... 17
- 追加「*デバイスの項目表記*」表に (3) を ... 20

**Revision A (January 2018)** から **Revision B** に変更 **Page**

- X2SONパッケージをプレビューから量産データ(アクティブ)に 変更 ... 1

**2017年7月**発行のものから更新 **Page**

- 「*特長*」の一覧にX2SONパッケージを 追加 ... 1
- 「*概要*」セクションにDQN (X2SON)パッケージを 追加 ... 1
- 「*製品情報*」表にX2SONパッケージを 追加 ... 1
- Added DQN (X2SON) package pinout drawing and pin functions table to *Pin Configuration and Functions* section ... 4
- Deleted thermal pad from DBV pinout drawing and *Pin Functions* table ... 4
- Changed format of I/O column contents and order of packages in *Pin Functions* table ... 4
- Added DQN (X2SON) thermal information to *Thermal Information* table ... 5
- 変更 condition text for 図 31 ... 17


Copyright © 2017–2019, Texas Instruments Incorporated

- 追加 X2SON layout example image to *Layout Examples* section ..... 19

Copyright © 2017–2019, Texas Instruments Incorporated

# 5 Pin Configuration and Functions

**DBV Package**
**5-Pin SOT-23**
**Top View**




**DQN Package**
**4-Pin X2SON With Exposed Thermal Pad**
**Top View**




## Pin Functions

| PIN | | | I/O | DESCRIPTION |
|---|---|---|---|---|
| NAME | SOT-23 | X2SON | | |
| EN | 3 | 3 | I | Enable pin. Drive EN greater than $V_{EN(LO)}$ to turn on the regulator. Drive EN less than $V_{EN(LO)}$ to put the LDO into shutdown mode. |
| GND | 2 | 2 | — | Ground pin |
| IN | 1 | 4 | I | Input pin. A small capacitor is recommended from this pin to ground. See *Input and Output Capacitor Selection* for more details. |
| NC | 4 | | — | No internal connection |
| OUT | 5 | 1 | O | Regulated output voltage pin. For best transient response, use a small 1-μF ceramic capacitor from this pin to ground. See *Input and Output Capacitor Selection* for more details. |
| Thermal pad | — | Thermal pad | — | The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance. |


Copyright © 2017–2019, Texas Instruments Incorporated

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted); all voltages are with respect to GND(1)

| | | MIN | MAX | UNIT |
|---|---|---|---|---|
| Voltage | $V_{IN}$ | –0.3 | 6 | V |
| | $V_{EN}$ | –0.3 | $V_{IN}$ + 0.3 | |
| | $V_{OUT}$ | –0.3 | 3.6 | |
| Current | $I_{OUT}$ | Internally limited | | A |
| Output short-circuit duration | | Indefinite | | |
| Temperature | Operating junction, $T_J$ | –40 | 150 | °C |
| | Storage, $T_{stg}$ | –65 | 160 | |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

| | | | VALUE | UNIT |
|---|---|---|---|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±2000 | V |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101(2) | ±500 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|---|---|---|---|---|---|
| $V_{IN}$ | Input range | 1.4 | | 5.5 | V |
| $V_{OUT}$ | Output range | 1 | | 3.3 | V |
| $I_{OUT}$ | Output current | 0 | | 300 | mA |
| $V_{EN}$ | Enable range | 0 | | $V_{IN}$ | V |
| $T_J$ | Junction temperature | –40 | | 125 | °C |

## 6.4 Thermal Information

| THERMAL METRIC(1) | | TLV743P | | UNIT |
|---|---|---|---|---|
| | | DBV (SOT-23) | DQN (X2SON) | |
| | | 5 PINS | 4 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 228.4 | 218.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 151.5 | 164.8 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 55.8 | 164.9 | °C/W |
| $\psi_{JT}$ | Junction-to-top characterization parameter | 31.4 | 5.6 | °C/W |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 54.8 | 163.9 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | 131.4 | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2017–2019, Texas Instruments Incorporated

## 6.5 Electrical Characteristics

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted). All typical values at $T_J$ = 25°C.

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| $V_{IN}$ | Input voltage | | | 1.4 | | 5.5 | V |
| | DC output accuracy | $T_J$ = 25°C | | –1% | | 1% | |
| | | –40°C ≤ $T_J$ ≤ 125°C | | –1.4% | | 1.4% | |
| UVLO | Undervoltage lockout | $V_{IN}$ rising | | | 1.3 | 1.4 | V |
| | | $V_{IN}$ falling | | | 1.25 | | |
| $\Delta V_{O(\Delta VI)}$ | Line regulation | ΔVI = $V_{IN(nom)}$ to $V_{IN(nom)}$ + 1 | | | 1 | | mV |
| $\Delta V_{O(\Delta IO)}$ | Load regulation | ΔIO = 1 mA to 300 mA | DBV package | | 16 | | mV |
| | | | | | 25 | | |
| $V_{DO}$ | Dropout voltage(1) | $V_{OUT}$ = 0.98 × $V_{OUT(nom)}$, $I_{OUT}$ = 300 mA | $V_{OUT}$ = 1.1 V, –40°C ≤ $T_J$ ≤ 85°C | | | 480 | mV |
| | | | 1.2 V ≤ $V_{OUT}$ < 1.5 V, –40°C ≤ $T_J$ ≤ 85°C | | | 420 | |
| | | | 1.5 V ≤ $V_{OUT}$ < 1.8 V, –40°C ≤ $T_J$ ≤ 85°C | | | 370 | |
| | | | 1.8 V ≤ $V_{OUT}$ < 2.5 V, –40°C ≤ $T_J$ ≤ 85°C | | | 270 | |
| | | | 2.5 V ≤ $V_{OUT}$ < 3.3 V, –40°C ≤ $T_J$ ≤ 85°C | | | 260 | |
| | | | $V_{OUT}$ = 3.3 V, –40°C ≤ $T_J$ ≤ 85°C | | 125 | 220 | |
| | | | 1.2 V ≤ $V_{OUT}$ < 1.5 V, –40°C ≤ $T_J$ ≤ 125°C | | | 450 | |
| | | | 1.5 V ≤ $V_{OUT}$ < 1.8 V, –40°C ≤ $T_J$ ≤ 125°C | | | 400 | |
| | | | 1.8 V ≤ $V_{OUT}$ < 2.5 V, –40°C ≤ $T_J$ ≤ 125°C | | | 300 | |
| | | | 2.5 V ≤ $V_{OUT}$ < 3.3 V, –40°C ≤ $T_J$ ≤ 125°C | | | 290 | |
| | | | $V_{OUT}$ = 3.3 V, –40°C ≤ $T_J$ ≤ 125°C | | 125 | 270 | |
| $I_{GND}$ | Ground pin current | $I_{OUT}$ = 0 mA | | | 34 | 60 | µA |
| $I_{SHDN}$ | Shutdown current | $V_{EN}$ ≤ 0.35 V, 2 V ≤ $V_{IN}$ ≤ 5.5 V, $T_J$ = 25°C | | | 0.1 | 1 | µA |
| PSRR | Power-supply rejection ratio | $V_{OUT}$ = 1.8 V, $I_{OUT}$ = 300 mA | f = 100 Hz | | 68 | | dB |
| | | | f = 10 kHz | | 35 | | |
| | | | f = 100 kHz | | 28 | | |
| $V_n$ | Output noise voltage | Bandwidth = 10 Hz to 100 kHz, $V_{OUT}$ = 1.8 V, $I_{OUT}$ = 10 mA | | | 120 | | $\mu V_{RMS}$ |
| $V_{EN(HI)}$ | EN pin high voltage (enabled) | | | 0.9 | | | V |
| $V_{EN(LO)}$ | EN pin low voltage (disabled) | | | | | 0.35 | V |
| $I_{EN}$ | EN pin current | $V_{EN}$ = 5.5 V | | | 0.01 | | µA |

(1) Dropout voltage for the TLV743P is not valid at room temperature. The device engages undervoltage lockout ($V_{IN}$ < $UVLO_{FALL}$) before the dropout condition is met.


Copyright © 2017–2019, Texas Instruments Incorporated

## Electrical Characteristics (continued)

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted). All typical values at $T_J$ = 25°C.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| $t_{STR}$ | Startup time | Time from EN assertion to 98% × $V_{OUT}$(nom)<br>$V_{OUT}$ = 1 V<br>$I_{OUT}$ = 0 mA | | 250 | | µs |
| | | Time from EN assertion to 98% × $V_{OUT}$(nom)<br>$V_{OUT}$ = 3.3 V<br>$I_{OUT}$ = 0 mA | | 800 | | |
| | Pulldown resistor | $V_{IN}$ = 2.3 V | | 120 | | Ω |
| $I_{LIM}$ | Output current limit | | 360 | | 700 | mA |
| $I_{OS}$ | Short-circuit current limit | $V_{OUT}$ shorted to GND<br>$V_{OUT}$ = 1 V | | 150 | | mA |
| | | $V_{OUT}$ shorted to GND<br>$V_{OUT}$ = 3.3 V | | 170 | | |
| $T_{sd}$ | Thermal shutdown | Shutdown, temperature increasing | | 160 | | °C |
| | | Reset, temperature decreasing | | 140 | | |

Copyright © 2017–2019, Texas Instruments Incorporated

## 6.6 Typical Characteristics

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted)




**図 1. 1-V Load Regulation vs $I_{OUT}$ and Temperature**




**図 2. 1-V Load Regulation vs $I_{OUT}$ and Temperature**




**図 3. 1.8-V Load Regulation vs $I_O$ and Temperature**




**図 4. 1.8-V Load Regulation vs $I_{OUT}$ and Temperature**




**図 5. 3.3-V Load Regulation vs $I_{OUT}$ and Temperature**




**図 6. 3.3-V Load Regulation vs $I_{OUT}$ and Temperature**


Copyright © 2017–2019, Texas Instruments Incorporated

## Typical Characteristics (continued)

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted)




**図 7. 1.2-V Dropout Voltage vs $I_{OUT}$ and Temperature**




**図 8. 1.2-V Dropout Voltage vs $I_{OUT}$ and Temperature**




**図 9. 1.8-V Dropout Voltage vs $I_{OUT}$ and Temperature**




**図 10. 1.8-V Dropout Voltage vs $I_{OUT}$ and Temperature**




**図 11. 3.3-V Dropout Voltage vs $I_{OUT}$ and Temperature**




**図 12. 3.3-V Dropout Voltage vs $I_{OUT}$ and Temperature**

Copyright © 2017–2019, Texas Instruments Incorporated

## Typical Characteristics (continued)

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted)




**図 13. 1.8-V Regulation vs $V_{IN}$ (Line Regulation) and Temperature**




**図 14. Ground Pin Current vs $I_{OUT}$ and Temperature**




**図 15. Ground Pin Current vs $V_{IN}$**




**図 16. Shutdown Current vs $V_{IN}$ and Temperature**




**図 17. Enable Threshold vs Temperature**




**図 18. 1-V Foldback Current Limit vs $I_{OUT}$ and Temperature**


Copyright © 2017–2019, Texas Instruments Incorporated

## Typical Characteristics (continued)

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted)




TLV74318PDBV

**図 19. 1.8-V Foldback Current Limit vs $I_{OUT}$ and Temperature**




TLV74333PDBV

**図 20. 3.3-V Foldback Current Limit vs $I_{OUT}$ and Temperature**




$I_{OUT}$ = 300 mA

**図 21. Power-Supply Rejection Ratio vs Frequency**




$I_{OUT}$ = 300 mA

**図 22. Output Spectral Noise Density**




TLV74318PDBV, $I_{OUT}$ = 10 mA, 1-µF output capacitor

**図 23. Line Transient**




TLV74318PDBV | $I_{OUT}$ = 300 mA | 1-µF output capacitor

**図 24. Line Transient**

## Typical Characteristics (continued)

at operating temperature range ($T_J$ = –40°C to +125°C), $V_{IN}$ = $V_{OUT}$(nom) + 0.5 V or 2 V (whichever is greater), $I_{OUT}$ = 1 mA, $V_{EN}$ = $V_{IN}$, and $C_{IN}$ = $C_{OUT}$ = 1 µF (unless otherwise noted)




TLV74310 PDBV

$V_{IN}$ = 2 V, 1-µF output capacitor, output current slew rate = 0.25 A/µs

**図 25. 1-V, 50-mA to 300-mA Load Transient**




TLV74333PDBV, $V_{IN}$ = 3.8 V,1-µF output capacitor, output current slew rate = 0.25 A/µs

**図 26. 3.3 V, 50-mA to 300-mA Load Transient**




TLV74318PDBV, $R_L$ = 6.2 Ω, $V_{EN}$ = $V_{IN}$, 1-µF output capacitor

**図 27. $V_{IN}$ Power-Up and Power-Down**




TLV74318PDBV, $R_L$ = 6.2 Ω, 1-µF output capacitor

**図 28. Startup with EN**




TLV74318PDBV, $I_{OUT}$ = 300 mA, 1-µF output capacitor

**図 29. Shutdown Response With Enable**




TLV74318PDBV, 1-µF output capacitor

**図 30. Foldback Current Limit Response**


Copyright © 2017–2019, Texas Instruments Incorporated

# 7 Detailed Description

## 7.1 Overview

The TLV743P device belongs to a new family of next-generation, low-dropout regulators (LDOs). This device consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise, good PSRR with low-dropout voltage, make this device well-suited for portable consumer applications.

This regulator offers foldback current limit, shutdown, and thermal protection. The operating junction temperature for this device is –40°C to +125°C.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Undervoltage Lockout (UVLO)

The TLV743P device uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage, $UVLO_{RISE}$. This circuit makes certain that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry. During UVLO disable, the output connects to ground with a 120-Ω pulldown resistor.

### 7.3.2 Shutdown and Output Enable

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed $V_{EN(HI)}$. Turn off the device by forcing the EN pin to drop below $V_{EN(LO)}$. If shutdown capability is not required, connect EN to IN. There is no internal pulldown resistor connected to the EN pin.

The TLV743P device has an internal pulldown MOSFET that connects a 120-Ω resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance ($C_{OUT}$) and the load resistance ($R_L$) in parallel with the 120-Ω pulldown resistor. The time constant is calculated in 式 1:

$$t = \frac{120 \times R_L}{120 + R_L} \times C_{OUT} \quad (1)$$

### 7.3.3 Internal Foldback Current Limit

The TLV743P device has an internal foldback current limit that protects the regulator during fault conditions. The current allowed through the device is reduced as the output voltage falls. When the output is shorted, the LDO supplies a typical current of 150 mA. The output voltage is not regulated when the device is in current limit. In this condition, the output voltage is the product of the regulated current and the load resistance. When the device output is shorted, the PMOS pass transistor dissipates power [($V_{IN}$ – $V_{OUT}$) × $I_{OS}$] until thermal shutdown is triggered and the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown. See *Thermal Information* for more details.

The foldback current limit circuit limits the current allowed through the device to current levels lower than the minimum current limit at nominal $V_{OUT}$ current limit ($I_{LIM}$) during startup. See 図 18 to 図 20 for typical foldback current limit values. If the output is loaded by a constant-current load during startup, or if the output voltage is negative when the device is enabled, then the required load current by the load may exceed the foldback current limit and the device may not rise to the full output voltage. For constant current loads, disable the output load until the TLV743P has risen to the nominal output voltage.

The TLV743P PMOS pass element has an intrinsic body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. Do not force the output voltage to exceed the input voltage because excessively high current may flow through the body diode.

### 7.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 160°C. Disabling the device eliminates power dissipated by the device, which allows the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, which protects the device from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the ($V_{IN}$ – $V_{OUT}$) voltage and the load current. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV743P internal protection circuitry protects against overload conditions, but is not intended to be active in normal operation. Continuously running the TLV743P device into thermal shutdown degrades device reliability.


Copyright © 2017–2019, Texas Instruments Incorporated

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the thermal shutdown temperature.

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout may result in large output voltage deviations.

### 7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

When the device is disabled, the active pulldown resistor discharges the output.

表 1 lists the conditions that result in different operating modes.

**表 1. Device Functional Mode Comparison**

| OPERATING MODE | PARAMETER | | | |
|---|---|---|---|---|
| | $V_{IN}$ | $V_{EN}$ | $I_{OUT}$ | $T_J$ |
| Normal mode | $V_{IN} > V_{OUT}(nom) + V_{DO}$ and $V_{IN} > UVLO_{RISE}$ | $V_{EN} > V_{EN(HI)}$ | $I_{OUT} < I_{LIM}$ | $T_J < 160°C$ |
| Dropout mode | $UVLO_{RISE} < V_{IN} < V_{OUT}(nom) + V_{DO}$ | $V_{EN} > V_{EN(HI)}$ | $I_{OUT} < I_{LIM}$ | $T_J < 160°C$ |
| Disabled mode (any true condition disables the device) | $V_{IN} < UVLO_{FALL}$ | $V_{EN} < V_{EN(LO)}$ | — | $T_J > 160°C$ |

Copyright © 2017–2019, Texas Instruments Incorporated

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

### 8.1.1 Input and Output Capacitor Selection

The TLV743P device uses an advanced internal control loop to obtain stable operation with the use of input or output capacitors. An output capacitance of 1 μF or larger generally provides good dynamic response. Use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, increased output impedance from the input supply may compromise the performance of the TLV743P. Good analog design practice is to connect a 0.1-μF to 1-μF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is greater than 0.5 Ω. Use a higher-value capacitor if large, fast, rise-time load transients are expected, or if the device is located several inches from the input power source.

### 8.1.2 Dropout Voltage

The TLV743P device uses a PMOS pass transistor to achieve low dropout. When ($V_{IN}$ – $V_{OUT}$) is less than the dropout voltage ($V_{DO}$), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. $V_{DO}$ scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as ($V_{IN}$ – $V_{OUT}$) approaches dropout operation. See 図 7 to 図 12 for typical dropout values.


Copyright © 2017–2019, Texas Instruments Incorporated

## Application Information (continued)

### 8.1.3 Power Dissipation

The ability to remove heat from the die is different for each package type and presents different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to ambient air. Performance data for JEDEC high-K boards are shown in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heat sink effectiveness.

Power dissipation ($P_D$) depends on input voltage and load conditions. $P_D$ is equal to the product of the output current and voltage drop across the output pass element, as shown in 式 2.

$$P_D = \left(V_{IN} - V_{OUT}\right) \times I_{OUT} \tag{2}$$

図 31 shows the maximum ambient temperature versus the power dissipation of the TLV743P device in the DQN and DBV packages. This figure assumes the device is soldered on JEDEC standard high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, it is helpful to have a thorough understanding of the board temperature and thermal impedances to make certain that the TLV743P device does not operate continuously above a junction temperature of 125°C.




TLV743P, high-K layout

**図 31. Maximum Ambient Temperature vs Device Power Dissipation**

Copyright © 2017–2019, Texas Instruments Incorporated

## 8.2 Typical Application




**図 32. DC/DC Converter Post Regulation**

### 8.2.1 Design Requirements

**表 2. Design Parameters**

| PARAMETER | DESIGN REQUIREMENT |
|---|---|
| Input voltage | 1.8 V, ±5% |
| Output voltage | 1.5 V, ±1% |
| Output current | 200-mA DC, 300-mA peak |
| Output voltage transient deviation | < 10%, 1-A/µs load step from 50 mA to 200 mA |
| Maximum ambient temperature | 85°C |

### 8.2.2 Detailed Design Procedure

Input and output capacitors are required to achieve the output voltage transient requirements. Capacitance values of 1 µF are selected to give the maximum output capacitance in a small, low-cost package.

図 7 shows the 1.2-V option dropout voltage. Given that dropout voltages are higher for lower output-voltage options, and given that the 1.2-V option dropout voltage is typically less than 300 mV at 125°C, then the 1.5-V option dropout voltage is typically less than 300 mV at 125°C.

See 図 31 to verify that the maximum junction temperature is not exceeded.

### 8.2.3 Application Curve




**図 33. 1.8-V to 1.5-V Regulation at 300 mA**


Copyright © 2017–2019, Texas Instruments Incorporated

# 9 Power Supply Recommendations

Connect a low-output impedance power supply directly to the IN pin of the TLV743P device. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor.

# 10 Layout

## 10.1 Layout Guidelines

- Place input and output capacitors as close as possible to the device.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute heat.

## 10.2 Layout Examples




**図 34. Layout Example: DBV Package**




(1) Not required.

**図 35. X2SON Layout Example**

# 11 デバイスおよびドキュメントのサポート

## 11.1 デバイス・サポート

### 11.1.1 開発サポート

#### *11.1.1.1 評価基板*

TLV743Pデバイスを使用する回路の初期性能評価に役立てるため、評価基板(EVM)を利用可能です。TLV73312PEVM-643評価基板(および関連するユーザー・ガイド)は、テキサス・インスツルメンツのWebサイトの製品フォルダからご請求されるか、TI eStoreから直接お求めになれます。

### 11.1.2 デバイスの項目表記

**表 3. デバイスの項目表記(1)(2)**

| 製品名 | $V_{OUT}$ |
|---|---|
| TLV743P**xx(x)Pyyyz(3)** | **xx(x)**は公称出力電圧です。出力電圧の分解能が100mVの場合、注文番号に2桁が使用されます。それ以外の場合は3桁が使用されます(例: 28 = 2.8V、125 = 1.25V)。<br>**P**はアクティブ出力放電機能を表します。TLV743ファミリのすべての製品は、デバイスがディセーブルになると出力をアクティブに放電します。<br>**yyy**はパッケージ指定子です。<br>**z**はパッケージ数量です。Rはリール(3000ピース)、Tはテープ(250ピース)を表します。<br>**(3)** は指定可能なテープ・リールの方向を表します。3 は 1 ピンが第 3 象限にあることを表します。詳細については、付録「パッケージ・マテリアル情報」を参照してください。 |

(1) 最新のパッケージと発注情報については、このデータシートの末尾にある「パッケージ・オプション」の付録を参照するか、www.ti.comにあるデバイスの製品フォルダをご覧ください。
(2) 出力電圧は、1Vから3.3Vまで、50mV刻みで利用できます。詳細と在庫については、工場にお問い合わせください。

## 11.2 ドキュメントのサポート

### 11.2.1 関連資料

*『TLV73312PDQN-643評価基板 ユーザー・ガイド』*(SBVU024)

## 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community** ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.


Copyright © 2017–2019, Texas Instruments Incorporated

### 11.5 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 11.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

Copyright © 2017–2019, Texas Instruments Incorporated

# PACKAGE OUTLINE

## DQN0004A

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.


Copyright © 2017–2019, Texas Instruments Incorporated

# EXAMPLE BOARD LAYOUT

## DQN0004A

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




LAND PATTERN EXAMPLE
SCALE: 40X




SOLDER MASK
DEFINED

SOLDER MASK DETAIL

4215302/D 06/2016

NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
6. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.

Copyright © 2017–2019, Texas Instruments Incorporated

# EXAMPLE STENCIL DESIGN

## DQN0004A

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.075 – 0.1mm THICK STENCIL

EXPOSED PAD
88% PRINTED SOLDER COVERAGE BY AREA
SCALE: 60X

4215302/D 06/2016

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


Copyright © 2017–2019, Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package \| Pins | Package qty \| Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---|---|---|---|---|---|---|---|---|---|
| TLV743105PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1NGT |
| TLV743105PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1NGT |
| TLV74310PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1CCT |
| TLV74310PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1CCT |
| TLV74310PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8U |
| TLV74310PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8U |
| TLV74311PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DAT |
| TLV74311PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DAT |
| TLV74311PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8W |
| TLV74311PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8W |
| TLV74311PDQNR3 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8W |
| TLV74312PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DBT |
| TLV74312PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DBT |
| TLV74312PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8X |
| TLV74312PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8X |
| TLV74312PDQNR3 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8X |
| TLV74312PDQNR3.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8X |
| TLV74315PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DCT |
| TLV74315PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DCT |
| TLV74315PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8Z |
| TLV74315PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8Z |
| TLV74318PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1D7T |
| TLV74318PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1D7T |
| TLV74318PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9A |
| TLV74318PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9A |
| TLV74318PDQNR1 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9A |
| TLV74318PDQNR3 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9A |
| TLV74318PDQNR3.A | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9A |
| TLV74325PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DDT |

| Orderable part number | Status (1) | Material type (2) | Package \| Pins | Package qty \| Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---|---|---|---|---|---|---|---|---|---|
| TLV74325PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DDT |
| TLV74325PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9B |
| TLV74325PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9B |
| TLV743285PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DET |
| TLV743285PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DET |
| TLV743285PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9C |
| TLV743285PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9C |
| TLV74328PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DFT |
| TLV74328PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DFT |
| TLV74328PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9D |
| TLV74328PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9D |
| TLV74328PDQNR1 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9D |
| TLV74328PDQNR1.A | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9D |
| TLV74330PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1DGT |
| TLV74330PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1DGT |
| TLV74330PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9E |
| TLV74330PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9E |
| TLV74333PDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1CBT |
| TLV74333PDBVR.A | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1CBT |
| TLV74333PDQNR | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9F |
| TLV74333PDQNR.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9F |
| TLV74333PDQNR3 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9F |
| TLV74333PDQNR3.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9F |
| TLV74333PDQNRG4 | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9F |
| TLV74333PDQNRG4.B | Active | Production | X2SON (DQN) \| 4 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 9F |

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**




**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| TLV743105PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74310PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74310PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74311PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74311PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74311PDQNR3 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q3 |
| TLV74312PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74312PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74312PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74312PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74312PDQNR3 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q3 |
| TLV74315PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74315PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74318PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74318PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74318PDQNR1 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q1 |

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| TLV74318PDQNR3 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q3 |
| TLV74325PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74325PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74325PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74325PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV743285PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV743285PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74328PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74328PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74328PDQNR1 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q1 |
| TLV74330PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74330PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74333PDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV74333PDQNR | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| TLV74333PDQNR3 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q3 |
| TLV74333PDQNRG4 | X2SON | DQN | 4 | 3000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| TLV743105PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74310PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74310PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74311PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74311PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74311PDQNR3 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74312PDBVR | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| TLV74312PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74312PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TLV74312PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74312PDQNR3 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74315PDBVR | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| TLV74315PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74318PDBVR | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| TLV74318PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74318PDQNR1 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74318PDQNR3 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74325PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| TLV74325PDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TLV74325PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74325PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV743285PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV743285PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74328PDBVR | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| TLV74328PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74328PDQNR1 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74330PDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74330PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74333PDBVR | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| TLV74333PDQNR | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74333PDQNR3 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV74333PDQNRG4 | X2SON | DQN | 4 | 3000 | 210.0 | 185.0 | 35.0 |

# PACKAGE OUTLINE

## DBV0005A

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# GENERIC PACKAGE VIEW

## DQN 4 X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4210367/F

# PACKAGE OUTLINE

## DQN0004A

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
5. Shape of exposed side leads may differ.
6. Number and location of exposed tie bars may vary.




LAND PATTERN EXAMPLE

SCALE: 40X




SOLDER MASK DETAIL

4215302/E 12/2016

NOTES: (continued)

7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.




SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1mm THICK STENCIL

EXPOSED PAD
88% PRINTED SOLDER COVERAGE BY AREA
SCALE: 60X

4215302/E 12/2016

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月