**TEXAS INSTRUMENTS**

**TLV8544, TLV8542, TLV8541**

JAJSD06E −DECEMBER 2016−REVISED APRIL 2018

# TLV854x 500nA RRIOナノパワー・オペアンプ、コスト最適化システム向け

## 1 特長

- コスト最適化システム用
- ナノパワー消費電流: チャネルごとに500nA
- オフセット電圧: 3.1mV (最大値)
- TcVos: 0.8μV/℃
- ゲイン帯域幅: 8kHz
- ユニティ・ゲイン安定
- 低い入力バイアス電流: 100fA
- 広い電源電圧範囲: 1.7V～3.6V
- レール・ツー・レール入出力(RRIO)
- 温度範囲: −40℃～＋125℃
- 業界標準のパッケージ
  - クワッド: 14ピンTSSOPおよびSOIC
  - デュアル: 8ピンSOIC
  - シングル: 5ピンSOT-23
- リードレス・パッケージ
  - デュアル: 8ピンX2QFN

## 2 アプリケーション

- PIRセンサを使用するモーション検出器SNAA301
- マイクロ波センサを使用するモーション検出器
- ガス検出器
- イオン化煙アラーム
- サーモスタット
- リモート・センサ、IoT (Internet of Things)
- アクティブRFIDリーダーおよびタグ
- 携帯型医療機器
- 血糖監視

## 3 概要

TLV854x超低消費電力オペアンプは、ワイヤレス機器や低消費電力の有線機器におけるコスト最適化センシング・アプリケーションに最適です。TLV854xオペアンプ・ファミリを使用すると、モーション検出セキュリティ・システム(マイクロ波およびPIRモーション・センシングのような)など、バッテリ動作時間を重視する機器で消費電力を最小限に抑えることができます。また、綿密に設計されたCMOS入力段により、バイアス電流が非常に低くなることから(フェムトアンペア単位)、感度の高いアプリケーションに影響を及ぼすような$I_{BIAS}$や$I_{OS}$の誤差が低減されます。感度の高いアプリケーションには、メガオームのフィードバック抵抗を含むトランスインピーダンス・アンプ(TIA)構成や、ソース・インピーダンスの高いセンシング・アプリケーションなどが該当します。さらに、EMI保護が組み込まれているため、携帯電話、Wi-Fi、無線送信機、タグ・リーダーなどのソースから発生する不要なRF信号への感受性が低下しています。

### 製品情報[1]

| 型番 | パッケージ | 本体サイズ |
|---|---|---|
| TLV8544 | TSSOP (14) | 5.00mm×4.40mm |
| | SOIC (14) | 8.65mm×3.91mm |
| TLV8542 | SOIC (8) | 4.9mm×3.90mm |
| | X2QFN (8) | 1.50mm×1.50mm |
| TLV8541 | SOT-23 (5) | 2.90mm×1.60mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 低消費電力PIRモーション検出器



Supply Current vs. Supply Voltage

Copyright © 2017, Texas Instruments Incorporated

## 目次

## 4 改訂履歴

**Revision D (November 2017) から Revision E に変更**　　　　　　　　　　　　　　　　　　　　　　　　　　　　**Page**

**Revision C (October 2017) から Revision D に変更**　　　　　　　　　　　　　　　　　　　　　　　　　　　　　**Page**

**Revision B (June 2017) から Revision C に変更**　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　**Page**

**Revision A (March 2017) から Revision B に変更**　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　**Page**

**2016年12月 発行のものから更新**　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　　**Page**

## 5 概要（続き）

TLV854xオペアンプは、最小1.7Vの単一電源電圧で動作するため、−40℃～＋125℃の広い温度範囲にわたり、低バッテリ状態での連続動作が可能です。いずれのバージョンも−40℃～＋125℃で仕様が規定されています。TLV8541 (シングル・バージョン)は5ピンSOT-23で、TLV8542 (デュアル・バージョン)は8ピンSOICパッケージで供給されます。4チャネルのTLV8544 (クワッド・バージョン)は、業界標準の14ピンTSSOPパッケージで供給されます。

### ナノパワー・アンプ・ファミリ

| ファミリ | チャネル数 | $I_Q$/チャネル | $V_{OS}$ (最大値) | $V_{SUPPLY}$ |
|---|---|---|---|---|
| TLV854x | 1、2、4 | 500nA | 3.1mV | 1.7～3.6V |
| TLV880x | 1、2 | 320nA | 4.5mV | 1.7～5.5V |
| LPV81x | 1、2 | 425nA | 0.3mV | 1.6～5.5V |

3

# 6 Pin Configuration and Functions

**TLV8541 DBV Package**
**5-Pin SOT-23**
**Top View**

Not to scale

### Pin Functions: TLV8541 DBV

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NUMBER | NAME | | |
| 1 | OUT | O | Output |
| 2 | V− | P | Negative (lowest) power supply |
| 3 | +IN | I | Non-Inverting Input |
| 4 | −IN | I | Inverting Input |
| 5 | V+ | P | Positive (highest) power supply |

**TLV8542 D Package**
**8-Pin SOIC**
**Top View**

Not to scale

**TLV8542 RUG Package**
**8-Pin X2QFN**
**Top View**

### Pin Functions: TLV8542 D & RUG

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NUMBER | NAME | | |
| 1 | OUT A | O | Channel A Output |
| 2 | −IN A | I | Channel A Inverting Input |
| 3 | +IN A | I | Channel A Non-Inverting Input |
| 4 | V− | P | Negative (lowest) power supply |
| 5 | +IN B | I | Channel B Non-Inverting Input |
| 6 | −IN B | I | Channel B Inverting Input |
| 7 | OUT B | O | Channel B Output |
| 8 | V+ | P | Positive (highest) power supply |

**TLV8544 PW and D Package**
**14-Pin TSSOP and SOIC**
**Top View**



Not to scale

## Pin Functions: TLV8544 PW & D

| PIN | | I/O | DESCRIPTION |
|-----|-----|-----|-------------|
| NUMBER | NAME | | |
| 1 | OUTA | O | Channel A output |
| 2 | −INA | I | Channel A inverting input |
| 3 | +INA | I | Channel A non-inverting input |
| 4 | V+ | P | Positive (highest) power supply |
| 5 | +INB | I | Channel B non-inverting input |
| 6 | −INB | I | Channel B inverting input |
| 7 | OUTB | O | Channel B output |
| 8 | OUTC | O | Channel C output |
| 9 | −INC | I | Channel C inverting input |
| 10 | +INC | I | Channel C non-inverting input |
| 11 | V− | P | Negative (lowest) power supply |
| 12 | +IND | I | Channel D non-inverting input |
| 13 | −IND | I | Channel D inverting input |
| 14 | OUTD | O | Channel D output |

# 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) [1] [2] [3]

|  |  | MIN | MAX | UNIT |
|---|---|---|---|---|
| Supply voltage, $V_s$ = (V+) − (V−) | | −0.3 | 4 | V |
| Input pins          Voltage | Common mode | (V−) − 0.3 | (V+) + 0.3 | V |
| | Differential | (V−) − 0.3 | (V+) + 0.3 | V |
| Input pins          Current | | −10 | 10 | mA |
| Output short current[4] | | Continuous | Continuous | |
| Operating ambient temperature | | −40 | 125 | °C |
| Storage temperature, $T_{stg}$ | | −65 | 150 | °C |
| Junction temperature | | | 150 | °C |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be current-limited to 10 mA or less.
(3) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(4) Short-circuit to ground.

## 7.2 ESD Ratings

|  |  |  | VALUE | UNIT |
|---|---|---|---|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1] | ±1000 | V |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101[2] | ±250 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±750 V may actually have higher performance.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  | MIN | NOM | MAX | UNIT |
|---|---|---|---|---|
| Supply voltage (V+ − V−) | 1.7 | | 3.6 | V |
| Specified ambient temperature | −40 | | 125 | °C |

## 7.4 Thermal Information

| | | TLV8544 | | TLV8542 | | TLV8541 | |
|---|---|---|---|---|---|---|---|
| **THERMAL METRIC**[1] | | **PW (TSSOP)** | **D (SOIC)** | **D (SOIC)** | **RUG (X2QFN)** | **DBV (SOT-23)** | **UNIT** |
| | | **14 PINS** | **14 PINS** | **8 PINS** | **8 PINS** | **5 PINS** | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 124.5 | 104.1 | 141.6 | 188.3 | 244.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 52.7 | 61.5 | 85.7 | 88.9 | 127.3 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 66.2 | 59.9 | 84.7 | 100.2 | 79.4 | °C/W |
| $\psi_{JT}$ | Junction-to-top characterization parameter | 7.3 | 22.9 | 36.3 | 3.9 | 44.1 | °C/W |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 65.7 | 59.5 | 84.0 | 100.3 | 78.8 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 7.5 Electrical Characteristics

$T_A$ = 25°C, $V_S$ = 1.8 V to 3.3 V, $V_{CM}$ = $V_{OUT}$ = $V_S$ / 2, and $R_L$≥ 10 MΩ to $V_S$ / 2, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| **OFFSET VOLTAGE** | | | | | | |
| $V_{OS}$ | Input offset voltage | $V_{CM}$ = V– , $V_S$ = 1.8 V and 3.3 V | −3.1 | See Plots | 3.1 | mV |
| | | $V_{CM}$ = V+, $V_S$ = 1.8 V and 3.3 V | −3.4 | See Plots | 3.4 | |
| $dV_{OS}/dT$ | Input offset drift | $V_{CM}$ = V–, $T_A$ = −40°C to 125°C | | 0.8 | | µV/°C |
| PSRR | Power-supply rejection ratio | $V_{CM}$ = V– , $V_S$ =1.8 V and 3.3 V | 66 | 90 | | dB |
| **INPUT VOLTAGE RANGE** | | | | | | |
| $V_{CM}$ | Common-mode voltage range | $V_S$ = 3.3 V | 0 | | 3.3 | V |
| CMRR | Common-mode rejection ratio | (V–) ≤ $V_{CM}$ ≤ (V+), $V_s$ = 3.3 V | 60 | 80 | | dB |
| | | (V–) ≤ $V_{CM}$ ≤ (V+) − 1.2 V | | 90 | | |
| **INPUT BIAS CURRENT** | | | | | | |
| $I_B$ | Input bias current | | | 100 | | fA |
| $I_{OS}$ | Input offset current | | | 100 | | fA |
| **INPUT IMPEDANCE** | | | | | | |
| | Differential | | | 2 | | pF |
| | Common mode | | | 4 | | pF |
| **NOISE** | | | | | | |
| $E_n$ | Input voltage noise | $f$ = 0.1 Hz to 10 Hz | | 8.6 | | µVp–p |
| $e_n$ | Input voltage noise density | $f$ = 1 kHz | | 264 | | nV/√Hz |
| **OPEN-LOOP GAIN** | | | | | | |
| $A_{OL}$ | Open-loop voltage gain | (V–) + 0.3 V ≤ $V_O$ ≤ (V+) − 0.3 V, $R_L$ = 100 kΩ to V+/2 | | 120 | | dB |
| **OUTPUT** | | | | | | |
| $V_{OH}$ | Voltage output swing from positive rail | $R_L$ = 100 kΩ to V+/2, $V_S$ = 3.3 V | | | 12 | mV |
| $V_{OL}$ | Voltage output swing from negative rail | $R_L$ = 100 kΩ to V+/2, $V_S$ = 3.3 V | | | 12 | mV |
| $I_{SC}$ | Short-circuit current | Sourcing, $V_O$ to V–, $V_{IN(diff)}$ = 100 mV, $V_S$ = 3.3 V | | 15 | | mA |
| | | Sinking, $V_O$ to V+, $V_{IN(diff)}$ = −100 mV, $V_S$ = 3.3 V | | 30 | | |
| $Z_O$ | Open loop output impedance | $f$ = 1 kHz, $I_O$ = 0 mA | | 8 | | kΩ |
| **FREQUENCY RESPONSE** | | | | | | |
| GBP | Gain-bandwidth product | $C_L$ = 20 pF, $R_L$ = 10 MΩ | | 8 | | kHz |
| SR | Slew rate (10% to 90%) | G = 1, rising edge, $C_L$ = 20 pF | | 3.5 | | V/ms |
| | | G = 1, falling edge, $C_L$ = 20 pF | | 4.5 | | |
| **POWER SUPPLY** | | | | | | |
| $I_{Q–TLV8541}$ | Quiescent Current | $V_{CM}$ = V–, $I_O$ = 0 mA, $V_S$ = 3.3 V | | 550 | 640 | nA |
| $I_{Q–TLV8542}$ | Quiescent Current, per channel | $V_{CM}$ = V–, $I_O$ = 0 mA, $V_S$ = 3.3 V | | 550 | 640 | nA |
| $I_{Q–TLV8544}$ | Quiescent current, per channel | $V_{CM}$ = V–, $I_O$ = 0 mA, $V_S$ = 3.3 V | | 500 | 640 | nA |

## 7.6 Typical Characteristics

TA = 25°C, $R_L$ = 10 MΩ to $V_S/2$ ,$C_L$ = 20 pF, $V_{CM}$ = $V_S$ / 2 V unless otherwise specified.



$V_S$ = 1.8 V          $V_{CM}$ = V+          Data from 1500 4-channel devices

**Figure 1. Offset Voltage Production Distribution**



$V_S$ = 1.8 V          $V_{CM}$ = V−          Data from 1500 4-channel devices

**Figure 2. Offset Voltage Production Distribution**



$V_S$ = 3.3 V          $V_{CM}$ = V+          Data from 1500 4-channel devices

**Figure 3. Offset Voltage Production Distribution**



$V_S$ = 3.3 V          $V_{CM}$ = V−          Data from 1500 4-channel devices

**Figure 4. Offset Voltage Production Distribution**



$V_S$ = 1.8 V          $T_A$ = −40, 25, 125°C          Per Channel

**Figure 5. Supply Current vs Common Mode Voltage**



$V_S$ = 3.3 V          $T_A$ = −40, 25, 125°C          Per Channel

**Figure 6. Supply Current vs Common Mode Voltage**

## Typical Characteristics (continued)

TA = 25°C, $R_L$ = 10 MΩ to $V_S$/2 ,$C_L$ = 20 pF, $V_{CM}$ = $V_S$ / 2 V unless otherwise specified.



$V_S$ = 1.8 V          $T_A$ = −40, 25, 125°C

**Figure 7. Typical Offset Voltage vs Common Mode Voltage**



$V_S$ = 3.3 V          $T_A$ = −40, 25, 125°C

**Figure 8. Typical Offset Voltage vs Common Mode Voltage**



$V_S$ = 1.6 to 3.6V          $T_A$ = −40, 25, 125°C          $V_{CM}$ = V-

**Figure 9. Supply Current vs Supply Voltage, Low VCM**



$V_S$= 3.3V          $T_A$ = 25°C

**Figure 10. CMRR vs Frequency**



$V_S$= 3.3V          $T_A$ = 25°C          $V_{CM}$ = V−

**Figure 11. PSRR vs Frequency**



$V_S$ = 1.8 V          $T_A$ = −40, 25, 125°C

**Figure 12. Output Swing vs Sinking Current**

## Typical Characteristics (continued)

TA = 25°C, $R_L$ = 10 MΩ to $V_S$/2 ,$C_L$ = 20 pF, $V_{CM}$ = $V_S$ / 2 V unless otherwise specified.



$V_S$ = 3.3 V          $T_A$ = −40, 25, 125°C

**Figure 13. Output Swing vs Sinking Current**



$V_S$ = 1.8 V          $T_A$ = −40, 25, 125°C

**Figure 14. Output Swing vs Sourcing Current**



$V_S$ = 3.3 V          $T_A$ = −40, 25, 125°C

**Figure 15. Output Swing vs Sourcing Current**



$V_S$ = 1.8 V          $T_A$ = −40°C

**Figure 16. Input Bias Current vs Common Mode Voltage**



$V_S$ = 3.3 V          $T_A$ = −40°C

**Figure 17. Input Bias Current vs Common Mode Voltage**



$V_S$ = 1.8 V          $T_A$ = 25°C

**Figure 18. Input Bias Current vs Common Mode Voltage**

## Typical Characteristics (continued)

TA = 25°C, $R_L$ = 10 MΩ to $V_S$/2 ,$C_L$ = 20 pF, $V_{CM}$ = $V_S$ / 2 V unless otherwise specified.



$V_S$ = 3.3 V                $T_A$ = 25°C

**Figure 19. Input Bias Current vs Common Mode Voltage**



$V_S$= 1.8V                $T_A$ = 125°C

**Figure 20. Input Bias Current vs Common Mode Voltage**



$V_S$ = 3.3 V                $T_A$ = 125°C

**Figure 21. Input Bias Current vs Common Mode Voltage**



$V_S$ = 3.3 V        $T_A$ = −40, 25, 125°C        $C_L$ = 50 pF

**Figure 22. Open Loop Gain and Phase**



$V_S$ = 3.3 V                $T_A$ = 25°C

**Figure 23. Input Voltage Noise vs Frequency**



$V_S$ = 3.3 V                $T_A$ = 25°C

**Figure 24. Open Loop Output Impedance**

## Typical Characteristics (continued)

TA = 25°C, $R_L$ = 10 MΩ to $V_S$/2 ,$C_L$ = 20 pF, $V_{CM}$ = $V_S$ / 2 V unless otherwise specified.



$V_S$ = 3.3 V          $T_A$ = 25°C

$A_V$ = 1

**Figure 25. EMIRR Performance**



$V_S$ = 1.8 V          $T_A$ = 25°C          $C_L$ = 50 pF

$V_{IN}$ = 0.9 ± 0.1 V          $A_V$ = 1

**Figure 26. Small Signal Pulse Response, 1.8 V**



$V_S$ = 3.3 V          $T_A$ = 25 °C          $C_L$ = 50 pF

$V_{IN}$ = 1.65 ± 0.1 V          $A_V$ = 1

**Figure 27. Small Signal Pulse Response, 3.3 V**



$V_S$ = 1.8 V          $T_A$ = 25°C          $C_L$ = 50 pF

$V_{IN}$ = 0.9 ± 0.5 V          $A_V$ = 1

**Figure 28. Large Signal Pulse Response, 1.8 V**



$V_S$ = 3.3 V          $T_A$ = 25°C          $C_L$ = 50 pF

$V_{IN}$ = 1.65 ± 1 V          $A_V$ = 1

**Figure 29. Large Signal Pulse Response, 3.3 V**

# 8 Detailed Description

## 8.1 Overview

The TLV854x amplifiers are unity-gain stable and can operate on a single supply, making them highly versatile and easy to use.

Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* curves.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

The differential inputs of the TLV854x device consist of a non-inverting input (+IN) and an inverting input (−IN). The device amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amps $V_{OUT}$ are given by Equation 1:

$$V_{OUT} = A_{OL} [(+IN) − (−IN)]$$

where

- $A_{OL}$ is the open-loop gain of the amplifier, typically around 100 dB.                                        (1)

## 8.4 Device Functional Modes

### 8.4.1 Rail-To-Rail Input

The input common-mode voltage range of the TLV854x extends to the supply rails. This is achieved with a complementary input stage — an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 800 mV to 200 mV above the positive supply, while the P-channel pair is on for inputs from 300 mV below the negative supply to approximately (V+) – 800 mV. There is a small transition region, typically (V+) – 1.2 V to (V+) – 0.8 V, in which both pairs are on. This 400-mV transition region can vary 200 mV with process variation. Within the 400-mV transition region PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to operation outside this region.

### 8.4.2 Supply Current Changes Over Common Mode

Because of the ultra-low supply current, changes in common mode voltages cause a noticeable change in the supply current as the input stages transition through the transition region, as shown in Figure 30.

## Device Functional Modes (continued)



**Figure 30. Supply Current Change Over Common Mode at 1.8 V**

For the lowest supply current operation, keep the input common mode range between V– and 1 V below V+.

### 8.4.3  Design Optimization With Rail-To-Rail Input

In most applications, operation is within the range of only one differential pair. However, some applications can subject the amplifier to a common-mode signal in the transition region. Under this condition, the inherent mismatch between the two differential pairs may lead to degradation of the CMRR and THD. The unity-gain buffer configuration is the most problematic as it traverses through the transition region if a sufficiently wide input swing is required.

### 8.4.4  Design Optimization for Nanopower Operation

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors react with stray capacitance in the circuit and the input capacitance of the operational amplifier (op amp). These parasitic RC combinations can affect the stability of the overall system. A feedback capacitor may be required to assure stability and limit overshoot or gain peaking.

When possible, use AC coupling and AC feedback to reduce static current draw through the feedback elements. Use film or ceramic capacitors because large electolytics may have static leakage currents in the tens to hundreds of nanoamps.

### 8.4.5  Common-Mode Rejection

The CMRR for the TLV854x is specified in two ways so the best match for a given application may be used. First, the CMRR of the device in the common-mode range below the transition region ($V_{CM} < (V+) - 1.2$ V) is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR at $V_S = 3.3$ V over the entire common-mode range is specified.

### 8.4.6  Output Stage

The TLV854x output voltage swings 20 mV from rails at a 3.3-V supply, which provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The TLV854x maximum output voltage swing defines the maximum swing possible under a particular output load.

## Device Functional Modes (continued)

### 8.4.7  Driving Capacitive Load

The TLV854x is internally compensated for stable unity-gain operation, with a 8-kHz typical gain bandwidth. However, the unity-gain follower is the most sensitive configuration-to-capacitive load. The combination of a capacitive load placed directly on the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response is under-damped, which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.

In order to drive heavy (> 50 pF) capacitive loads, use an isolation resistor, $R_{ISO}$, as shown in Figure 31. By using this isolation resistor, the capacitive load is isolated from the output of the amplifier. The larger the value of $R_{ISO}$, the more stable the amplifier will be. If the value of $R_{ISO}$ is sufficiently large, the feedback loop is stable, independent of the value of $C_L$. However, larger values of $R_{ISO}$ (e.g. 50 kΩ) result in reduced output swing and reduced output current drive.



**Figure 31.  Resistive Isolation of Capacitive Load**

## 9  Application and Implementation

**NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1  Application Information

The TLV854x is a nanopower op amps that provides 8-kHz bandwidth with only 500-nA typical quiescent current per channel and near precision drift specifications at a low cost. These rail-to-rail input and output amplifiers are specifically designed for battery-powered applications. The input common-mode voltage range extends to the power-supply rails and the output swings to within millivolts of the rails, maintaining a wide dynamic range.

## 9.2 Typical Application: Battery-Powered Wireless PIR Motion Detectors



**Figure 32. PIR Motion Detector Circuit**

### 9.2.1 Design Requirements

Smart building automation systems employ a large number of various sensing nodes distributed throughout small, medium, and large infrastructures. The sensing nodes measure motion, temperature, vibration, and other parameters of interest. Wireless nodes are monitored in a central location. Because of the large number of distributed nodes , battery-operation and cost-optimized electronic components are required. Typically, the wireless nodes need to run on a single CR2032 coin battery for eight to ten years.

For more information see *Design of Ultra-Low Power Discrete Signal Conditioning Circuit for Battery-Power*, *Ultra-Low-Power Wireless PIR Motion Detector Reference Design* and *BOOSTXL-TLV8544PIR User's Guide*. The BOOSTXL-TLV8544PIR along with the companion CC2650 LaunchPad, LAUNCHXL-CC2650 can be obtained from the TI website for hands-on experiments.

### 9.2.2 Detailed Design Procedure

Referring to Figure 32, the TLV8544 4-channel op amp is powered directly by a 3.3-V CR2032 coin battery. The first two amplifier stages of the TLV8544 implement active filter functionality. The remaining two amplifiers of the TLV8544 are used for building a window comparator. The comparator flags the detection of a motion event to an ultra-low-power wireless microcontroller on the same board. Due to the higher gain in the filter stages and higher output noise from the sensor, it is necessary to optimize the placement of the high-frequency filter pole and the window comparator thresholds to avoid false detection.

The first two amplifiers (*A* and *B*) in the circuit are used in identical active bandpass filters with corner frequencies of 0.7 and 10.6 Hz. Each filter stage has a gain of about 220 V/V to account for the reduced sensitivity of the sensor due to the low current biasing of the PIR sensor. Considering the 8-kHz unity gain bandwidth (UGBW) product of the TLV8544, the bandwidth of each stage is limited to approximately 36 Hz. The above choice of cutoff frequencies give a relatively wide bandwidth to detect a person running in the field of view, yet narrow enough to limit the peak-to-peak noise at the output of the filters.

Amplifier *A* is a noninverting gain/filter stage providing the high input impedance needed to prevent loading of the sensor. The DC gain of the stage due to the presence of C6 is unity. Therefore, the sensor output provides the bias voltage needed at the *A* stage to avoid clipping of the lower cycle of the input signal. Diodes D1 and D2 limit the output signal, avoiding overdriving of the second stage and consequently placing a large charge on coupling capacitor C4, which helps with the recovery time.

#### 9.2.2.1 Calculation of the Cutoff Frequencies and Gain of Stage A:

The low cutoff frequency of the bandpass filter in stage *A* is:

## Typical Application: Battery-Powered Wireless PIR Motion Detectors (continued)

$$f_{Clow} = \frac{1}{2\pi \times R_6 \times C_6}$$

(2)

Choosing R6 = 6.81 kΩ and C6 = 33 μF, the low cutoff frequency is $f_{Clow}$= 0.71 Hz. The high cutoff frequency of the filter is:

$$f_{Chigh} = \frac{1}{2\pi \times R_5 \times C_5}$$

(3)

For R5 = 1.5 MΩ and C5 = 0.01 μF, the high cutoff frequency is $f_{Chigh}$= 10.6 Hz. The gain of the stage is:

$$G = 1 + \frac{R5}{R6}$$

(4)

Choosing R5 = 1.5 MΩ and R6 = 6.81 kΩ, the gain of the stage *A* is G = 221.26 V/V (46.9 dB).

### 9.2.2.2  Calculation of the Cutoff Frequencies and Gain of Stage B

As shown in Figure 32, amplifier *B* is an inverting bandpass filter and gain stage. Capacitor C4 creates an AC coupled path between the *A* and the *B* stages. Thus the signal level must be shifted at the input of the amplifier *B*. This is done by connecting a midpoint voltage of the reference voltage dividers comprising R10, R9, R8 and R7 to the non-inverting input of amplifier *B*, biasing the input signal to the mid-rail (1.65 V). A very large feedback resistor R3 is chosen to minimize the dynamic current due to presence of peak-to-peak noise voltage at the output of this stage.

The low cutoff frequency of the filter of the stage *B* is:

$$f_{Clow} = \frac{1}{2\pi \times R_4 \times C_4}$$

(5)

Choosing R4 = 68.1 kΩ and C4 = 3.3 μF, the low cutoff frequency is $f_{Clow}$ = 0.71 Hz. The high cutoff frequency of the filter is:

$$f_{Chigh} = \frac{1}{2\pi \times R_3 \times C_3}$$

(6)

For R3 = 15 MΩ and C3 = 1000 pF, the high cutoff frequency is $f_{Chigh}$= 10.6 Hz. The gain of the stage is:

$$G = -\frac{R3}{R4}$$

(7)

For R3 = 15 MΩ and R4 = 68.1 kΩ, the gain is calculated |G| = 220.26 V/V (46.9 dB).

### 9.2.2.3  Calculation of the Total Gain of Stages A and B

The overall gain of the two stages *A* and *B* is: $G_{Total}$= $G_A$ × $G_B$= 221.26 × 220.26 = 48810 V/V = 93.77 dB.

### 9.2.2.4  Window Comparator Stage

The signal from a moving object in front of the PIR sensor, after amplification and filtering, is connected to a window comparator. The comparator converts the analog signal to digital pulses for interrupting an on-board microcontroller unit (MCU), flagging detection of motion. A different approach is to digitize the analog signal continuously by an analog-to-digital converter (ADC) and implement the comparator functionality in the digital domain. This method has the advantage of enabling the post processing of the data to reduce the chance of false detection. However, continuous conversion and processing of data by the MCU increases the power consumption, lowering the lifetime of the battery substantially.

Rather than using a separate low-power comparator integrated circuits to implement the window comparator section of the circuit, the remaining op amps in the TLV8544 package are used to implement the comparator stage. Benefits of this approach include fewer components and thus reduced system cost.

Although an op amp can sometimes be used as a comparator, an amplifier cannot be used as a comparator interchangeably in all applications because of relatively long recovery time of the amplifier from output saturation and relatively long propagation delay due to internal compensation. Particularly, the nanopower op amps have very slow slew rate, limiting their usage as a comparator in only applications with very low frequency input signal. Fortunately, PIR sensor signals are relatively slow and this should not be an issue.

## Typical Application: Battery-Powered Wireless PIR Motion Detectors (continued)

The new TLV8544 device is particularly suitable for implementing a window comparator in a battery operated PIR motion detector application because of its rail-to-rail operation capability, relatively low offset voltage, low offset voltage drift, very low bias current, and nanopower consumption, all at an optimal cost. The input signal of the comparator stage in the presence of moving heat source across the sensor is shown in Figure 33. The signal is centered at mid-rail and can swing up or down from the center.

The window comparator is a combination of a non-inverting comparator implemented with amplifier *D* and an inverting comparator implemented with amplifier *C*, as shown in Figure 32.

**Figure 33. Ideal Amplified PIR Signal and the Output of the Window Comparator Circuit**

### 9.2.2.5 Reference Voltages

Referring to Figure 32, the divider networks comprising R7, R8, R9, and R10, generate the reference voltages *VREF_High* and *VREF_Low* of the window comparator. The center point of the divider provides the bias voltage of the gain in the stage *B* through the connection to the noninverting input of the amplifier.

Due to the very low bias current of the TLV8544 device, it is possible to use very large values of resistors in the divider networks to minimize the current to ground through the resistors to a negligible amount. For R7 = R8 = R9 = R10 = 15 MΩ:

$$VREF\_High = \left(\frac{R7+R8+R9}{R7+R8+R9+R10}\right)V_{CC} = \frac{4.5\times10^6}{6\times10^6}\times V_{CC} = 0.75\times V_{CC} \tag{8}$$

$$VREF\_Low = \left(\frac{R7}{R8+R9+R10+R7}\right)V_{CC} = \frac{1.5\times10^6}{6\times10^6}\times V_{CC} = 0.25\times V_{CC} \tag{9}$$

Low leakage ceramic capacitors C7, and C8, maintain constant threshold voltages, preventing potential chatter at the output of the comparators. It should be noted that using cheap electrolytic capacitors must be avoided as they have high (many µA) leakage current. The comparator outputs stay low in the absence of motion across the sensor. In the presence of motion, comparators *C* and *D* generate *high* output pulses as shown in Figure 33. The order of the pulses depends on the direction of the motion in front of the sensor.

## Typical Application: Battery-Powered Wireless PIR Motion Detectors (continued)

### 9.2.3  Application Curve

Scope plots of the amplified PIR signal at the input of the noninverting comparator and the corresponding output signal are shown in Figure 34 and Figure 35. As the PIR signal (blue line) crosses the VREF_High threshold, the output of the comparator switches from the cutoff (slightly higher than ground) state to the saturation state (slightly lower than $V_{BAT}$ = 3.3 V). Depending on the speed of the object, the PIR signal peaks to its maximum and roles off within several seconds. When the signal crosses the VREF_High threshold on the way down, the output of the noninverting amplifier toggles back to the cutoff region (low).

The data for plot of Figure 34 was captured using the BOOSTXL-TLV8544PIR board. Because the motion was created at very close proximity of the sensor on the booster board used to collect the data, the signal was limited by the diode in the first stage as shown in the plot.



**Figure 34. Noninverting Comparator Input and Output Signals**

Referring to Figure 34, the output of the inverting comparator during the lower cycle of the PIR signal switches form the cutoff region to the saturation region as the input signal crosses the VREF_Low threshold.



**Figure 35. Noninverting Comparator Input and Output Signals**

## 9.3 Typical Application: 60-Hz Twin T Notch Filter



**Figure 36. 60 Hz-Notch Filter**

### 9.3.1 Design Requirements

Small signals from transducers in remote and distributed sensing applications commonly suffer strong 60-Hz interference from AC power lines. The circuit of Figure 36 filters out (notches out) the 60 Hz and provides a system gain of $A_V = 2$ V/V for the sensor signal represented by a 1-kHz sine wave. Similar stages may be cascaded to remove 2nd and 3rd harmonics of 60 Hz. Thanks to the nanopower consumption of the TLV8544, even five such circuits can run for 9.5 years from a small CR2032 lithium cell. These batteries have a nominal voltage of 3 V and an end of life voltage of 2 V. With an operating voltage from 1.7 V to 3.6 V the TLV8544 device can function over this voltage range.

### 9.3.2 Detailed Design Procedure

The notch frequency is set by:

$$F_0 = 1 / 2\pi RC. \tag{10}$$

To achieve a 60-Hz notch use R = 10 MΩ and C = 270 pF. If eliminating 50-Hz noise, use R = 11.8 MΩ and C = 270 pF.

The twin T notch filter works by having two separate paths from $V_{IN}$ to the input of the amplifier. A low-frequency path through the series input resistors and another separate high-frequency path through the series input capacitors. However, at frequencies around the notch frequency, the two paths have opposing phase angles, and the two signals tend to cancel at the input of the amplifier.

To ensure that the target center frequency is achieved and to maximize the notch depth (Q factor) the filter must be as balanced as possible. To obtain circuit balance, while overcoming limitations of available standard resistor and capacitor values, use passives in parallel to achieve the 2C and R/2 circuit requirements for the filter components that connect to ground.

To make sure passive component values stay as expected, clean the board with alcohol, rinse with deionized water, and air dry. Make sure board remains in a relatively low humidity environment to minimize moisture which may increase the conductivity of board components. Also large resistors come with considerable parasitic stray capacitance which effects can be reduced by cutting out the ground plane below components of concern.

## Typical Application: 60-Hz Twin T Notch Filter (continued)

Large resistors are used in the feedback network to minimize battery drain. When designing with large resistors, resistor thermal noise, op amp current noise, as well as op-amp voltage noise, must be considered in the noise analysis of the circuit. The noise analysis for the circuit in Figure 36 can be done over a bandwidth of 2 kHz, which takes the conservative approach of overestimating the bandwidth (TLV8544 typical GBW/$A_V$ is lower, where $A_V$ is the gain of the system). The total noise at the output is approximately 800 µVpp, which is excellent considering the total consumption of the circuit is only 500 nA per channel. The dominant noise terms are op-amp voltage noise, current noise through the feedback network (430 µVp-p), and current noise through the notch filter network (280 µVp-p). Thus the total noise of the circuit is below 1/2 LSB of a 10-bit system with a 2-V reference, which is 1 mV.

### 9.3.3 Application Curve



**Figure 37. 60-Hz Notch Filter Waveform**

## 9.4 Dos and Don'ts

Do properly bypass the power supplies.

Do add series resistance to the output when driving capacitive loads, particularly cables, multiplexers, and ADC inputs.

Do add series current limiting resistors and external Schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1 mA or less (1 KΩ per volt).

## 10 Power Supply Recommendations

The TLV854x is specified for operation from 1.7 V to 3.6 V (±0.85 V to ±1.8 V) over a −40°C to +125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

---

**CAUTION**

Supply voltages larger than 3.6 V can permanently damage the device.

---

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines it is suggested that 100-nF capacitors be placed as close as possible to the op-amp power supply pins. For single supply, place a capacitor between V+ and V− supply leads. For dual supplies, place one capacitor between V+ and ground and one capacitor between V− and ground.

Low bandwidth nanopower devices do not have good high frequency (> 1 kHz) AC PSRR rejection against high-frequency switching supplies and other 1-kHz and above noise sources, so extra supply filtering is recommended if kilohertz or above noise is expected on the power supply lines.

# 11 Layout

## 11.1 Layout Guidelines

- The V+ pin must be bypassed to ground with a low ESR capacitor.
- The optimum placement is closest to the V+ and ground pins.
- Take care to minimize the loop area formed by the bypass capacitor connection between V+ and ground.
- Connect the ground pin to the PCB ground plane at the pin of the device.
- Place the feedback components as close as possible to the device to minimize stray impedance.

## 11.2 Layout Example



**Figure 38. Layout Example of a Typical Dual Channel Package (Top View)**

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 開発サポート

*TINA-TI SPICE*ベースのアナログ・シミュレーション・プログラム

*DIP* アダプタ評価モジュール

*TI*ユニバーサル・オペアンプ評価モジュール

*TI FilterPro*フィルタ設計ソフトウェア

### 12.2 ドキュメントのサポート

#### 12.2.1 関連資料

関連資料については、以下を参照してください。
- *『AN-1798 電気化学的センサを使用した設計』*
- *『AN-1803 トランスインピーダンス・アンプ設計の考慮事項』*
- *『AN-1852 pH電極を使用した設計』*
- *『トランスインピーダンス・アンプの直感的な補償』*
- *『高速オペアンプのトランスインピーダンスの考慮事項』*
- *『FETトランスインピーダンス・アンプのノイズ解析』*
- *『基板のレイアウト技法』*
- *『オペアンプ・アプリケーション・ハンドブック』*

### 12.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

**表 1. 関連リンク**

| 製品 | プロダクト・フォルダ | ご注文はこちら | 技術資料 | ツールとソフトウェア | サポートとコミュニティ |
|---|---|---|---|---|---|
| TLV8544 | ここをクリック | ここをクリック | ここをクリック | ここをクリック | ここをクリック |
| TLV8542 | ここをクリック | ここをクリック | ここをクリック | ここをクリック | ここをクリック |
| TLV8541 | ここをクリック | ここをクリック | ここをクリック | ここをクリック | ここをクリック |

### 12.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

## 12.6 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

## 12.7 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 12.8 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package \| Pins | Package qty \| Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---|---|---|---|---|---|---|---|---|---|
| TLV8541DBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | 1D5L |
| TLV8541DBVR.B | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1D5L |
| TLV8542DR | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL8542 |
| TLV8542DR.B | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL8542 |
| TLV8542DRG4 | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL8542 |
| TLV8542DRG4.B | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL8542 |
| TLV8542RUGR | Active | Production | X2QFN (RUG) \| 8 | 3000 \| LARGE T&R | Yes | NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | AR |
| TLV8542RUGR.B | Active | Production | X2QFN (RUG) \| 8 | 3000 \| LARGE T&R | Yes | NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | AR |
| TLV8544DR | Active | Production | SOIC (D) \| 14 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV8544 |
| TLV8544DR.B | Active | Production | SOIC (D) \| 14 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV8544 |
| TLV8544DT | Active | Production | SOIC (D) \| 14 | 250 \| SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV8544 |
| TLV8544DT.B | Active | Production | SOIC (D) \| 14 | 250 \| SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV8544 |
| TLV8544PWR | Active | Production | TSSOP (PW) \| 14 | 2000 \| LARGE T&R | Yes | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 125 | TL8544 |
| TLV8544PWR.B | Active | Production | TSSOP (PW) \| 14 | 2000 \| LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL8544 |

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

**TAPE DIMENSIONS**



| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|----------------|
| TLV8541DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV8542DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV8542DRG4 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV8542RUGR | X2QFN | RUG | 8 | 3000 | 180.0 | 8.4 | 1.6 | 1.6 | 0.66 | 4.0 | 8.0 | Q2 |
| TLV8544DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TLV8544PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

**TAPE AND REEL BOX DIMENSIONS**



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| TLV8541DBVR | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| TLV8542DR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TLV8542DRG4 | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TLV8542RUGR | X2QFN | RUG | 8 | 3000 | 183.0 | 183.0 | 20.0 |
| TLV8544DR | SOIC | D | 14 | 2500 | 340.5 | 336.1 | 32.0 |
| TLV8544PWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |

RUG (S−PQFP−N8)                                                    PLASTIC QUAD FLATPACK



Pin 1 Index Area

Seating Plane

Seating Height

Pin 1 Identifier
0,10 X 45°

Bottom View

4208528−2/B   04/2008

NOTES:  A.  All linear dimensions are in millimeters.  Dimensioning and tolerancing per ASME Y14.5M−1994.
        B.  This drawing is subject to change without notice.
        C.  QFN (Quad Flatpack No−Lead) package configuration.
        D.  This package complies to JEDEC MO−288 variation X2ECD.

RUG (R−PQFP−N8)



Example Board Layout

1,50
1,00
0,50
0,63 2X End Leads
1,85
0,70
0,35 2X
0,58 6X All Side Leads
0,25 2X Side Leads
0,30 4X Corner Leads

Example Stencil Design
(Note E)

Note D

1,45
1,00
0,50
0,58 2X End Leads
1,80
0,75
0,30 2X End Leads
0,53 6X All Side Leads
0,25 6X All Side Leads

0,05 Solder Mask Clearance for all pads

0,05

4210299−2/A 06/09

NOTES:  A.  All linear dimensions are in millimeters.
B.  This drawing is subject to change without notice.
C.  Publication IPC−7351 is recommended for alternate designs.
D.  Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E.  Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F.  Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.  Customers should contact their board assembly site for stencil design recommendations.  Refer to IPC 7525 for stencil design considerations.
G.  Side aperture dimensions over−print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

.228-.244  TYP
[5.80-6.19]

PIN 1 ID AREA

A

1

.189-.197
[4.81-5.00]
NOTE 3

4

B

.150-.157
[3.81-3.98]
NOTE 4

6X .050
[1.27]

8

2X

.150
[3.81]

5

8X .012-.020
[0.31-0.51]

⊕  .010 [0.25] Ⓜ  C A B

C

SEATING PLANE

⌒ .004 [0.1] C

4X (0° -15° )

.069 MAX
[1.75]

SEE DETAIL A

4X (0° -15° )

.005-.010  TYP
[0.13-0.25]

.010
[0.25]

0° - 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061 )
[1.55]

SYMM
₵

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM
₵

(R.002 ) TYP
[0.05]

4

5

6X (.050 )
[1.27]

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061 )
[1.55]

1

8X (.024)
[0.6]

SYMM
₵

SYMM
₵

8

(R.002 ) TYP
[0.05]

5

6X (.050 )
[1.27]

4

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C  02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
9. Board assembly site may have different recommendations for stencil design.

6.6
6.2 TYP

A

PIN 1 INDEX AREA

1

14

12X 0.65

2X
3.9

5.1
4.9
NOTE 3

7

8

14X 0.30
0.17

⊕ 0.1 Ⓜ C A B

B

4.5
4.3
NOTE 4

SEATING
PLANE

C

△ 0.1 C

4X (0° -12°)

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25
GAGE PLANE

0.15
0.05

0°-8°

0.75
0.50

DETAIL A
TYPICAL

4220202/B   12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

**TEXAS INSTRUMENTS**
www.ti.com

14X (1.5)

SYMM

1

14X (0.45)

(R0.05) TYP

14

SYMM

12X (0.65)

7

8

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

0.05 MIN
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK DETAILS

SOLDER MASK
DEFINED

4220202/B   12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

14X (1.5)

SYMM

(R0.05) TYP

1

14X (0.45)

14

SYMM

12X (0.65)

7

8

(5.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B   12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PIN 1
INDEX AREA

3.0
2.6

1.75
1.45

B

A

1

5

2X 0.95

1.9

2

(0.1)

(0.15)

1.9

3

4

5X 0.5
0.3

⊕ 0.2Ⓜ C A B

NOTE 5

C

0.1 C

3.05
2.75

4X 0°-15°

(1.1)

1.45
0.90

0.15
0.00 TYP

4X 4°-15°

0.25

GAGE PLANE

0.22
0.08 TYP

8°
0° TYP

0.6
0.3 TYP

SEATING PLANE

4214839/K   08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK OPENING

METAL

EXPOSED METAL

0.07 MAX
ARROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ARROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214839/K   08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PKG

5X (1.1)

1

5X (0.6)

5

2

SYMM

2X(0.95)

(1.9)

3

4

(R0.05) TYP

(2.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K   08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

6.2
5.8 TYP

A

PIN 1 ID
AREA

1

14

12X 1.27

8.75
8.55
NOTE 3

2X
7.62

7

8

B

4.0
3.8
NOTE 4

14X 0.51
0.31

⊕ 0.25Ⓜ C A B

C

SEATING PLANE

⌒ 0.1 C

1.75 MAX

SEE DETAIL A

0.25
0.13 TYP

0.25
GAGE PLANE

0° - 8°

1.27
0.40

0.25
0.10

DETAIL A
TYPICAL

4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

14X (1.55)

1

14X (0.6)

14

12X (1.27)

SYMM

SYMM

7

8

(R0.05)
TYP

(5.4)

LAND PATTERN EXAMPLE
SCALE:8X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220718/A   09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

14X (1.55)
1
14X (0.6)
12X (1.27)
SYMM
SYMM
14
7
8
(5.4)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A   09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。