TEXAS INSTRUMENTS
TLV9044-Q1
JAJSUS9A – JUNE 2024 – REVISED AUGUST 2024

TLV904x-Q1 車載用、1.2V 超低電圧、10µA マイクロパワー RRIO アンプ、電力の制約が厳しいアプリケーション向け

1 特長

- 車載アプリケーション向けに AEC-Q100 認証済み
  - 温度グレード 1：-40℃～+125℃、T_A
- コスト最適化アプリケーション向け低消費電力 CMOS アンプ
- 最低 1.2V の電源電圧で動作
- 低い入力バイアス電流：1pA (標準値)、12pA (最大値)
- 低い静止電流：10µA/Ch
- 6.5µV_{p-p} の低い積分ノイズ (0.1Hz～10Hz)
- レール ツー レール入出力
- 高いゲイン帯域幅積：350kHz
- 熱ノイズ フロア：64nV/√Hz
- 低い入力オフセット電圧：±0.6mV
- ユニティ ゲイン安定
- 負荷容量 100pF の確実な駆動
- 内部 RFI および EMI フィルタ付きの入力ピン

2 アプリケーション

- HV/EV (ハイブリッド車と電気自動車) の OBC (オンボード チャージャ) と DC/DC コンバータ
- キック ツー オープン モジュール
- 熱管理
- カー アクセスとセキュリティ システム

3 概要

低消費電力 TLV904x-Q1 ファミリには、レール ツー レールの入出力スイングが可能なシングル、デュアル、クワッド チャネルの超低電圧 (1.2V～5.5V) オペアンプが含まれます。TLV904x-Q1 は、低い静止電流 (10µA、標準値) と最小 1.2V。これらのデバイスは、、電力とスペースの制約が厳しいアプリケーション向けに、コスト効率を上げるよう設計されています。

TLV904x-Q1 ファミリは堅牢に設計されているため、回路設計を簡素化できます。これらのオペアンプには、RFI および EMI 除去フィルタ、ユニティ ゲイン安定、入力オーバードライブ状態で位相反転がない、という特長があります。また、350kHz のゲイン帯域幅と 100pF の高い容量性負荷駆動という優れた AC 性能を備えており、性能向上および消費電力低減を可能にします。

製品情報

部品番号(1)	チャネル数	パッケージ	パッケージ サイズ (4)
TLV9041-Q1(2)	シングル	DBV (SOT-23、5)	2.9mm × 2.80mm
		DCK (SC70、5)	2.00mm × 2.10mm
TLV9042-Q1(2)	デュアル	D (SOIC、8)	4.90mm × 6.00mm
		DGK (VSSOP、8)	3.00mm × 4.90mm
		PW (TSSOP、8)	3.00mm × 6.40mm
TLV9044-Q1	クワッド	D (SOIC、14)(3)	8.65mm × 6.00mm
		PW (TSSOP、14)	5.00mm × 6.40mm
		DYY (SOT-23、14) (3)	4.20mm × 3.26mm

(1) 利用可能なすべてのパッケージについては、セクション 10 の注文情報を参照してください。
(2) このデバイスはプレビュー専用です。
(3) このパッケージはプレビュー専用です。
(4) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right)\left(\frac{1}{1 + sR_1C_1}\right)$$

シングル ポールのローパス フィルタ

Table of Contents

4 Pin Configuration and Functions



図 4-1. TLV9041-Q1 DBV Package: 5-Pin SOT-23(1) Top View



図 4-2. TLV9041-Q1 DCK Package: 5-Pin SC70(1) Top View

表 4-1. Pin Functions: TLV9041-Q1

PIN			I/O	DESCRIPTION
NAME	SOT-23	SC70		
IN–	4	3	I	Inverting input
IN+	3	1	I	Noninverting input
OUT	1	4	O	Output
V–	2	2	I or —	Negative (low) supply or ground (for single-supply operation)
V+	5	5	I	Positive (high) supply

(1) The TLV9041-Q1 packages are preview only.



図 4-3. TLV9042-Q1 D, PW, and DGK Packages: 8-Pin SOIC, TSSOP, and VSSOP(1) Top View

表 4-2. Pin Functions: TLV9042-Q1

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2–	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
V–	4	I	Negative (low) supply or ground (for single-supply operation)
V+	8	I	Positive (high) supply

(1) The TLV9042-Q1 packages are preview only.



図 4-4. TLV9044-Q1 D, PW and DYY Packages: 14-Pin SOIC, TSSOP and SOT-23(1) Top View

表 4-3. Pin Functions: TLV9044-Q1

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2–	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
IN3–	9	I	Inverting input, channel 3
IN3+	10	I	Noninverting input, channel 3
IN4–	13	I	Inverting input, channel 4
IN4+	12	I	Noninverting input, channel 4
NC	—	—	No internal connection
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
OUT3	8	O	Output, channel 3
OUT4	14	O	Output, channel 4
V–	11	I or —	Negative (low) supply or ground (for single-supply operation)
V+	4	I	Positive (high) supply

(1) The D (SOIC) and DYY (SOT-23) packages are preview only.

5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, V_S = (V+) – (V–)		0	6.0	V
Signal input pins	Common-mode voltage (2)	(V–) – 0.5	(V+) + 0.5	V
	Differential voltage (2)		V_S + 0.2	V
	Current (2)	–10	10	mA
Output short-circuit (3)		Continuous		
Operating ambient temperature, T_A		–55	150	°C
Junction temperature, T_J			150	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional.
(2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.
(3) Short-circuit to ground, one amplifier per package.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC-Q100-002 (1)	±3000	V
		Charged-device model (CDM), per AEC-Q100-001	±1500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage, (V+) – (V–)	1.2	5.5	V
V_I	Input voltage range	(V–)	(V+)	V
T_A	Specified temperature	–40	125	°C

5.4 Thermal Information for Quad Channel

THERMAL METRIC (1)		TLV9044-Q1 PW (TSSOP) 14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	127.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.8	°C/W
ψ_{JT}	Junction-to-top characterization parameter	10.0	°C/W
ψ_{JB}	Junction-to-board characterization parameter	82.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

For V_S = (V+) – (V–) = 1.2V to 5.5V (±0.6V to ±2.75V) at T_A = 25°C, R_L = 100kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage				±0.6	±2.25	mV
			T_A = –40°C to 125°C			±2.5	
dV_{OS}/dT	Input offset voltage drift		T_A = –40°C to 125°C		±0.8		µV/°C
PSRR	Input offset voltage versus power supply	V_S = ±0.6V to ±2.75V , V_{CM} = V–			±20	±100	µV/V
	Channel separation	f = 10kHz			±5.6		µV/V
INPUT BIAS CURRENT							
I_B	Input bias current (1)				±1	±12	pA
I_{OS}	Input offset current (1)				±0.5	±10	pA
NOISE							
E_N	Input voltage noise	f = 0.1Hz to 10Hz			6.5		μV_{PP}
e_N	Input voltage noise density	f = 100Hz			85		nV/√Hz
		f = 1kHz			66		
		f = 10kHz			64		
i_N	Input current noise (2)	f = 1kHz			20		fA/√Hz
INPUT VOLTAGE RANGE							
V_{CM}	Common-mode voltage range			(V–)		(V+)	V
CMRR	Common-mode rejection ratio	(V–) < V_{CM} < (V+) – 0.7V, V_S = 1.2V	T_A = –40°C to 125°C	60	77		dB
		(V–) < V_{CM} < (V+) – 0.7V, V_S = 5.5V		75	89		
		(V–) < V_{CM} < (V+), V_S = 1.2V			60		
		(V–) < V_{CM} < (V+), V_S = 5.5V		57	72		
INPUT IMPEDANCE							
Z_{ID}	Differential				80 || 1.4		GΩ || pF
Z_{ICM}	Common-mode				100 || 0.5		GΩ || pF
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	V_S = 1.2V, (V–) + 0.2V < V_O < (V+) – 0.2V, R_L = 10kΩ to V_S / 2	T_A = –40°C to 125°C		98		dB
		V_S = 5.5V, (V–) + 0.2V < V_O < (V+) – 0.2V, R_L = 10kΩ to V_S / 2			125		
		V_S = 1.2V, (V–) + 0.1V < V_O < (V+) – 0.1V, R_L = 100kΩ to V_S / 2			105		
		V_S = 5.5V, (V–) + 0.1V < V_O < (V+) – 0.1V, R_L = 100kΩ to V_S / 2		107	130		
FREQUENCY RESPONSE							
THD+N	Total harmonic distortion + noise (3)	V_S = 5.5V, V_{CM} = 2.75V, V_O = 1V_{RMS}, G = +1, f = 1kHz, R_L = 100kΩ to V_S / 2			0.013		%
GBW	Gain-bandwidth product	R_L = 1MΩ connected to V_S/2			350		kHz
SR	Slew rate	V_S = 5.5V, G = +1, C_L = 10pF			0.2		V/µs
t_S	Settling time	To 0.1%, V_S = 5.5V, V_{STEP} = 4V, G = +1, C_L = 10pF			25		µs
		To 0.1%, V_S = 5.5V, V_{STEP} = 2V, G = +1, C_L = 10pF			22		
		To 0.01%, V_S = 5.5V, V_{STEP} = 4V, G = +1, C_L = 10pF			35		
		To 0.01%, V_S = 5.5V, V_{STEP} = 2V, G = +1, C_L = 10pF			30		
	Phase margin	G = +1, R_L = 100kΩ connected to V_S/2, C_L = 10pF			65		°
	Overload recovery time	V_{IN} × gain > V_S			13		µs

For V_S = (V+) – (V–) = 1.2V to 5.5V (±0.6V to ±2.75V) at T_A = 25°C, R_L = 100kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
EMIRR	Electro-magnetic interference rejection ratio	f = 1GHz, V_{IN_EMIRR} = 100mV			70		dB
OUTPUT							
	Voltage output swing from rail	Positive rail headroom	V_S = 1.2V, R_L = 100kΩ to V_S / 2		0.75	7	mV
			V_S = 5.5V, R_L = 10kΩ to V_S / 2		10	21	
			V_S = 5.5V, R_L = 100kΩ to V_S / 2		1	8	
		Negative rail headroom	V_S = 1.2V, R_L = 100kΩ to V_S / 2		0.75	5	
			V_S = 5.5V, R_L = 10kΩ to V_S / 2		10	21	
			V_S = 5.5V, R_L = 100kΩ to V_S / 2		1	8	
I_{SC}	Short-circuit current (4)	V_S = 5.5V			±40		mA
Z_O	Open-loop output impedance	f = 10kHz			7500		Ω
POWER SUPPLY							
I_Q	Quiescent current per amplifier	V_S = 5.5V, I_O = 0A			10	13	μA
			T_A = –40°C to 125°C			13.5	
SHUTDOWN							

(1) Maximum I_B and I_{OS} limits are specified based on characterization results. Input differential voltages greater than 2.5V can cause increased I_B
(2) Typical input current noise data is specified based on design simulation results
(3) Third-order filter; bandwidth = 80kHz at –3dB.
(4) Short-circuit current is average of sourcing and sinking short circuit currents

5.6 Typical Characteristics

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V_S = 5.5V

図 5-1. Offset Voltage Distribution Histogram



V_S = 5.5V, T_A = –40°C to +125°C

図 5-2. Offset Voltage Drift Distribution Histogram



V_S = 5.5V, V_{CM} = V–

図 5-3. Input Offset Voltage vs Temperature



V_S = 5.5V, V_{CM} = V+

図 5-4. Input Offset Voltage vs Temperature



図 5-5. Offset Voltage vs Common-Mode



V_{CM} > (V+) – 1.4V

図 5-6. Offset Voltage vs Common-Mode

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V_{CM} = (V–)

図 5-7. Offset Voltage vs Supply Voltage



図 5-8. I_B and I_{OS} vs Temperature



図 5-9. I_B and I_{OS} vs Common-Mode Voltage



図 5-10. Open-Loop Gain vs Temperature



C_L = 10pF

図 5-11. Open-Loop Gain and Phase vs Frequency



図 5-12. Open-Loop Output Impedance vs Frequency

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V+ = 2.75V, V– = –2.75V R_L = 10kΩ

図 5-13. Open-Loop Gain vs Output Voltage



C_L = 10pF

図 5-14. Closed-Loop Gain vs Frequency



V+ = 2.75V, V– = –2.75V

図 5-15. Output Voltage vs Output Current (Claw)



V+ = 0.6V, V– = –0.6V

図 5-16. Output Voltage vs Output Current (Claw)



図 5-17. PSRR vs Frequency



V_S = 1.2V to 5.5V

図 5-18. DC PSRR vs Temperature

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 5-19. CMRR vs Frequency



図 5-20. DC CMRR vs Temperature



図 5-21. 0.1Hz to 10Hz Voltage Noise in Time Domain



図 5-22. Input Voltage Noise Spectral Density



V_S = 5.5V　　V_{CM} = 2.5V　　G = 1
BW = 80kHz　　V_{OUT} = 0.5V_{RMS}

図 5-23. THD + N vs Frequency



V_S = 5.5V　　V_{CM} = 2.5V　　G = –1
BW = 80kHz　　V_{OUT} = 0.5V_{RMS}

図 5-24. THD + N vs Frequency

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V_S = 5.5V V_{CM} = 2.5V f = 1kHz
G = 1 BW = 80kHz

図 5-25. THD + N vs Amplitude



V_S = 5.5V V_{CM} = 2.5V f = 1kHz
G = –1 BW = 80kHz

図 5-26. THD + N vs Amplitude



図 5-27. Quiescent Current vs Supply Voltage



図 5-28. Quiescent Current vs Temperature



G = 1 V_{IN} = 100mVpp

図 5-29. Small Signal Overshoot vs Capacitive Load



G = –1 V_{IN} = 100mVpp

図 5-30. Small Signal Overshoot vs Capacitive Load

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 5-31. Phase Margin vs Capacitive Load



G = 1 V_{IN} = 6V_{PP}

図 5-32. No Phase Reversal



G = –10 V_{IN} = 600mV_{PP}

図 5-33. Overload Recovery



G = 1 V_{IN} = 20mV_{PP} C_L = 10pF

図 5-34. Small-Signal Step Response



G = 1 V_{IN} = 4V_{PP} C_L = 10pF

図 5-35. Large-Signal Step Response



G = 1 V_{IN} = 4V_{PP} C_L = 10pF

図 5-36. Large-Signal Settling Time (Negative)

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



G = 1 V_{IN} = 4V_{PP} C_L = 10pF

図 5-37. Large-Signal Settling Time (Positive)



G = –1 V_{IN} = 4V_{PP} C_L = 10pF

図 5-38. Large-Signal Step Response



図 5-39. Maximum Output Voltage vs Frequency



図 5-40. Short-Circuit Current vs Temperature



図 5-41. Shutdown Mode Quiescent Current vs Supply Voltage



図 5-42. Shutdown Mode Quiescent Current vs Temperature

5.6 Typical Characteristics (continued)

at T_A = 25°C, V+ = 2.75V, V– = –2.75V, R_L = 10kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 5-43. Amplifier Enable Response



図 5-44. Amplifier Disable Response



図 5-45. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency



図 5-46. Channel Separation

6 Detailed Description

6.1 Overview

The TLV904x-Q1 family of low-power, rail-to-rail input and output operational amplifiers are specifically designed for low-power, always-on applications. This family of amplifiers uses unique transistors that enable operation from ultra-low supply voltage of 1.2V to a standard supply voltage of 5.5V. These unity-gain stable amplifiers provide 350kHz of GBW with an I_Q of only 10µA. The TLV904x-Q1 also has short-circuit current capability of 40mA at 5.5V. This combination of low voltage, low IQ, and high output current capability makes this device quite unique and an excellent choice for a wide range of general-purpose applications. The input common-mode voltage range includes both rails, and allows the TLV904x-Q1 series to be used in many single-supply or dual supply configurations. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes these devices an excellent choice for driving low-speed sampling analog-to-digital converters (ADCs). Further, the class AB output stage is capable of driving resistive loads greater than 2kΩ connected to any point between V+ and ground.

The TLV904x-Q1 can drive up to 100pF with a typical phase margin of 45° and features 350kHz gain bandwidth product, 0.2V/µs slew rate with 6.5µV_{p-p} integrated noise (0.1 to 10Hz) while consuming only 10µA supply current per channel, thus providing a good AC performance at a very low power consumption. DC applications are also well served with a low input bias current of 1pA (typical), an input offset voltage of 0.6mV (typical) and a good PSRR, CMRR, and A_{OL}.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Operating Voltage

The TLV904x-Q1 series of operational amplifiers is fully specified for operation from 1.2V to 5.5V. In addition, many specifications apply from –40°C to 125°C. Parameters that vary significantly with operating voltages or temperature are provided in the *Typical* Characteristics section. A ceramic capacitor with at least 0.01µF is highly recommended to bypass power-supply pins.

6.3.2 Rail-to-Rail Input

The input common-mode voltage range of the TLV904x-Q1 series extends to either supply rails. This is true even when operating at the ultra-low supply voltage of 1.2V, all the way up to the standard supply voltage of 5.5V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. Refer to *Functional Block Diagram* for more details.

For most amplifiers with a complementary input stage, one of the input pairs, usually the P-channel input pair, is designed to deliver slightly better performance in terms of input offset voltage, offset drift over the N-channel pair. Consequently, the P-channel pair is designed to cover the majority of the common-mode range with the N-channel pair slated to slowly take over at a certain threshold voltage from the positive rail. Just after the threshold voltage, both the input pairs are in operation for a small range referred to as the transition region. Beyond this region, the N-channel pair completely takes over. Within the transition region, PSRR, CMRR, offset voltage, offset drift, and THD can be degraded compared to device operation outside this region. Hence, most applications generally prefer operating in the P-channel input range where the performance is slightly better.

For the TLV904x-Q1, the P-channel pair is typically active for input voltages from the negative rail to (V+) – 0.4V and the N-channel pair is typically active for input voltages from the positive supply to (V+) – 0.4V. The transition region occurs typically from (V+) – 0.5V to (V+) – 0.3V, in which both pairs are on. These voltage levels mentioned above can vary with process variations associated with threshold voltage of transistors. In the TLV904x-Q1, 200mV transition region mentioned above can vary up to 200mV in either direction. Thus, the transition region (both stages on) can range from (V+) – 0.7V to (V+) – 0.5V on the low end, up to (V+) – 0.3V to (V+) – 0.1V on the high end.

Recollecting the fact that a P-channel input pair usually offers better performance over a N-channel input pair, the TLV904x-Q1 is designed to offer a much wider P-channel input pair range, in comparison to most complimentary input amplifiers in the industry. A side-by-side comparison of the TLV904x-Q1 and the TLV900x-Q1 is provided below. Note that the TLV900x-Q1 is designed to have P-channel pair operation only until 1.4V from the positive rail while the TLV904x-Q1 is designed to have P-channel pair operation all the way till 0.7V from the positive rail. This additional 700mV of P-channel input pair range for the TLV904x-Q1 is particularly useful when operating at lower supply voltages (1.2V, 1.8V, and so forth) where the P-channel input range usually gets limited to a great extent.

Thus the wide common-mode swing of input signal can be accommodated more easily within the P-channel input pair of the TLV904x-Q1, while likely avoiding the transition region, thereby maintaining linearity.



V+ = 2.75V, V– = –2.75V

図 6-1. TLV904x-Q1 Offset Voltage vs Common-Mode Voltage



V+ = 2.75V, V– = –2.75V

図 6-2. TLV900x-Q1 Offset Voltage vs Common-Mode Voltage

6.3.3 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the TLV904x-Q1 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 5kΩ, the output typically swings to within 20mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails.

6.3.4 Common-Mode Rejection Ratio (CMRR)

The CMRR for the TLV904x-Q1 is specified in several ways so the best match for a given application can be used; see the *Electrical Characteristics* table. First, the CMRR of the device in the common-mode range below the transition region [VCM < (V+) – 0.7V] is given. This specification is the best indicator of the capability of the device when the application requires using one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at (VCM = 0V to 5.5V). This last value includes the variations measured through the transition region.

6.3.5 Capacitive Load and Stability

The TLV904x-Q1 is designed for applications where driving a capacitive load is required. As with all operational amplifiers, there are specific instances where the TLV904x-Q1 can become unstable. The particular operational amplifier circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An operational amplifier in the unity-gain (1V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases when capacitive loading increases. When operating in the unity-gain configuration, the TLV904x-Q1 remains stable with a pure capacitive load up to approximately 100pF with a good phase margin of 45° typical. The equivalent series resistance (ESR) of some very large capacitors (C_L greater than 1µF) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when measuring the overshoot response of the amplifier at higher voltage gains.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor (typically 10Ω to 20Ω) in series with the output, as shown in 図 6-3. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.



図 6-3. Improving Capacitive Load Drive

6.3.6 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or high gain. After one of the output devices enters the saturation region, the output stage requires additional time to return to the linear operating state which is referred to as overload recovery time. After the output stage returns to the linear operating state, the amplifier begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV904x-Q1 family is approximately 13µs typical.

6.3.7 EMI Rejection

The TLV904x-Q1 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV904x-Q1 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. 図 6-4 shows the results of this testing on the TLV904x-Q1. 表 6-1 shows the EMIRR IN+ values for the TLV904x-Q1 at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application note contains detailed information on how EMIRR performance relates to op amps and is available for download from www.ti.com.



図 6-4. EMIRR Testing

表 6-1. TLV904x-Q1 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	60dB
900MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications	70dB
1.8GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2GHz)	75dB
2.4GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)	79dB
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	82dB
5GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	85dB

6.3.8 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. 図 6-5 shows the ESD circuits contained in the TLV904x-Q1 devices. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power supply lines, where the connections meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



図 6-5. Equivalent Internal ESD Circuitry

6.3.9 Input and ESD Protection

The TLV904x-Q1 family incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10mA. 図 6-6 shows how a series input resistor can be added to the driven input to limit the input current. The

added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.



図 6-6. Input Current Protection

6.4 Device Functional Modes

The TLV904x-Q1 devices have a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.2V (±0.6V) and 5.5V (±2.75V).

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TLV904x-Q1 family of low-power, rail-to-rail input and output operational amplifiers is specifically designed for lower power applications. The devices operate from 1.2V to 5.5V, are unity-gain stable, and are an excellent choice for a wide range of general-purpose applications. The class AB output stage is capable of driving resistive loads greater than 2kΩ connected to any point between V+ and V–. The input common-mode voltage range includes both rails and allows the TLV904x-Q1 series to be used in many single-supply or dual supply configurations.

7.2 Typical Application

7.2.1 TLV904x-Q1 Low-Side, Current Sensing Application

図 7-1 shows the TLV904x-Q1 configured in a low-side current sensing application.



図 7-1. TLV904x-Q1 in a Low-Side, Current-Sensing Application

7.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0A to 1A
- Maximum output voltage: 4.9V
- Maximum shunt voltage: 100mV

7.2.1.2 Detailed Design Procedure

The transfer function of the circuit in 図 7-1 is given in 式 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain \tag{1}$$

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0A to 1A. To keep the shunt voltage below 100mV at maximum load current, the largest shunt resistor is shown using 式 2.

$$R_{SHUNT} = \frac{V_{SHUNT\_MAX}}{I_{LOAD\_MAX}} = \frac{100mV}{1A} = 100m\Omega \tag{2}$$

Using 式 2, R_{SHUNT} is calculated to be 100mΩ. The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV904x-Q1 to produce an output voltage of approximately 0V to 4.9V. Use 式 3 to calculate the gain the TLV904x-Q1 requires to product the necessary output voltage.

$$Gain = \frac{\left(V_{OUT\_MAX} - V_{OUT\_MIN}\right)}{\left(V_{IN\_MAX} - V_{IN\_MIN}\right)} \tag{3}$$

Using 式 3, the required gain in this example is 49V/V, which is set with resistors R_F and R_G. 式 4 sizes the resistors R_F and R_G to set the gain of the TLV904x-Q1 to 49V/V.

$$Gain = 1 + \frac{\left(R_F\right)}{\left(R_G\right)} \tag{4}$$

Selecting R_F as 57.6kΩ and R_G as 1.2kΩ provides a combination that equals 49V/V. 図 7-2 shows the measured transfer function of the circuit shown in 図 7-1. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no single impedance selection that works for every system; you must choose an impedance that is designed for your system parameters.

7.2.1.3 Application Curve



図 7-2. Low-Side, Current-Sense Transfer Function

7.3 Power Supply Recommendations

The TLV904x-Q1 family is specified for operation from 1.2V to 5.5V (±0.6V to ±2.75V); many specifications apply from –40°C to 125°C. *Electrical Characteristics* presents parameters that exhibit significant variance with regard to operating voltage or temperature.

> **注意**
>
> Supply voltages larger than 6V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place a 0.1µF bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* .

7.4 Layout

7.4.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Remember that noise can propagate into analog circuitry through the power connections of the board and propagate to the power pins of the op amp. Bypass capacitors are used to reduce the coupled noise by providing a low-impedance path to ground.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separating grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in *Layout Example* . Keep R_F and R_G close to the inverting input to minimize parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

7.4.2 Layout Example



図 7-3. Example Layout for VSSOP-8 (DGK) Package

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Designing with Low-power Op Amps, Part 1: Power-saving Techniques for Op-amp Circuits* technical article
- Texas Instruments, *Designing with Low-power Op Amps, Part 2: Low-power Op Amps for Low-supply-voltage Applications* technical article
- Texas Instruments, *Designing with Low-power Op Amps, Part 3: Saving Power with the Shutdown Amplifier* technical article
- Texas Instruments, *Designing with Low-power Op Amps, Part 4: Stability Concerns and Solutions* technical article
- Texas Instruments, *EMI rejection ratio of operational amplifiers* application note

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
Bluetooth® is a registered trademark of Bluetooth SIG, Inc.
すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (June 2024) to Revision A (August 2024)	Page
• データシートのステータスを次のように変更:「事前情報」から「*混流生産*」	1
• TLV9044-Q1 PW (TSSOP、14) パッケージのステータスをプレビューからアクティブに変更	1
• Added thermal information for 14-pin TSSOP (PW) package	6

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV9044QPWRQ1	Active	Production	TSSOP (PW) | 14	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Q9044PW
TLV9044QPWRQ1.A	Active	Production	TSSOP (PW) | 14	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Q9044PW

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

OTHER QUALIFIED VERSIONS OF TLV9044-Q1 :

- Catalog : TLV9044

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

PACKAGE OUTLINE

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

最終更新日：2025 年 10 月