

TPA3221100W ステレオ、200W モノラル HD オーディオ、アナログ入力、Class-D アンプ

1 特長

- 広い動作電源電圧範囲 (7V ~ 30V)
- ステレオ (2 x BTL) およびモノラル (1 x PBTL) 構成
- 10% THD+N での出力電力
 - BTL 構成で 4Ω 負荷に対して 105W ステレオ出力
 - BTL 構成で 3Ω 負荷に対して 112W ステレオ出力
 - PBTL 構成で 2Ω ~ 208W (モノラル)
- 1% THD+N での出力電力
 - BTL 構成で 4Ω 負荷に対して 88W ステレオ出力
 - BTL 構成で 3Ω 負荷に対して 100W ステレオ出力
 - PBTL 構成で 2Ω ~ 170W (モノラル)
- 5V ゲートドライブ、または内蔵 LDO による単一電源動作
- 閉ループ帰還設計
 - 最高 100kHz の信号帯域幅により HD ソースからの高周波数のコンテンツに対応
 - THD+N: 4Ω ~ 1W で 0.02% 未満
 - PSRR 60dB (BTL、無信号時)
 - 出力ノイズ: 75μV 未満 (A ウェイト)
 - SNR: 108dB 超 (A ウェイト)
 - AD または HEAD 変調方式
- 低消費電力動作モード
 - スタンバイ モード: ミュートおよび 1mA 未満のシャットダウン
 - 低アイドル電流 HEAD 変調方式
 - シングル チャンネル BTL 動作
- 複数の入力オプションによりプリアンプ設計を簡素化
 - 差動またはシングルエンド アナログ入力
 - 選択可能なゲイン: 18dB、24dB、30dB、34dB
- 保護機能を内蔵: 低電圧、サイクル単位の電流制限、短絡、クリッピング検出、過熱警告およびシャットダウン、DC スピーカー保護
- 4Ω 負荷時で 90% の高効率 Class-D 動作
- パッケージ底面に配置された放熱パッド
- 電圧および出力レベルの選択肢を備えたピン互換デバイスファミリ

2 アプリケーション

- Bluetooth および Wi-Fi™ スピーカー
- サウンドバー
- サブウーファー
- ブックシェルフ型ステレオシステム
- 業務用および公共拡声音響システム (PA) 用スピーカ

3 説明


TPA3221 はフルパワー、アイドル、およびスタンバイ状態での効率的な動作を実現するハイパワー クラス D アンプです。最高 100kHz の帯域幅による閉ループ帰還を特長としているため、音声帯域全体の歪みが小さく、優れたサウンドを提供します。本機は、AD または低アイドル電流の HEAD (高効率 AD モード) 変調方式のいずれかで動作し、4Ω 負荷に対して最大 2×105W、または 2Ω 負荷に対して最大 1×208W の出力が可能です。

TPA3221 は、最大 2V_{RMS} をサポートするシングルエンドまたは差動アナログ入力インターフェイスを備えており、4つのゲインを選択できます。18dB、24dB、30dB、34dB。TPA3221 は、90% を超える高効率、低アイドル電力 (0.25W 未満)、および超低スタンバイ電力 (0.1W 未満) を実現しています。これは、70mΩ およびの MOSFET、高効率なゲート駆動方式、ならびに低消費電力動作モードの採用により可能となっています。TPA3221 には単一電源システムへの容易な統合を可能にする内蔵 LDO も搭載しています。さらに設計を簡素化するために、本機は、低電圧保護、サイクルごとの電流制限、短絡保護、クリッピング検出、過温警告およびシャットダウン、さらに DC スピーカー保護などの重要な保護機能を内蔵しています。

製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)	パッケージ サイズ(2)
TPA3221	HTSSOP (44)	14.0mm × 6.1mm	14.0mm × 8.1mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ サイズには、該当する場合はピンも含まれます。



概略回路図



Table of Contents

1 特長	1	8.2 Functional Block Diagrams.....	18
2 アプリケーション	1	8.3 Feature Description.....	20
3 説明	1	8.4 Device Functional Modes.....	26
4 Device Comparison Table	3	9 Application and Implementation	32
5 Pin Configuration and Functions	3	9.1 Application Information.....	32
6 Specifications	5	9.2 Typical Applications.....	32
6.1 Absolute Maximum Ratings.....	5	9.3 Power Supply Recommendations.....	36
6.2 ESD Ratings.....	5	9.4 Layout.....	37
6.3 Recommended Operating Conditions.....	6	10 Device and Documentation Support	41
6.4 Thermal Information.....	6	10.1 Documentation Support.....	41
6.5 Electrical Characteristics.....	7	10.2 Receiving Notification of Documentation Updates..	41
6.6 Audio Characteristics (BTL).....	10	10.3 Community Resources.....	41
6.7 Audio Characteristics (PBTL).....	10	10.4 Trademarks.....	41
7 Parameter Measurement Information	16	11 Revision History	41
8 Detailed Description	17	12 Mechanical, Packaging, and Orderable Information	41
8.1 Overview.....	17		

4 Device Comparison Table

DEVICE NAME	DESCRIPTION	SUPPLY VOLTAGE	THERMAL PAD LOCATION	TPA3221 PIN-COMPATIBLE
TPA3220	35W Stereo, 100W Peak HD, Analog-Input, Class-D Amplifier	30V	Bottom	Y
TPA3244	40W Stereo, 100W Peak Ultra-HD, Analog-Input, Class-D Amplifier	30V	Bottom	
TPA3245	100W Stereo, 200W Mono Ultra-HD, Analog-Input Class-D Amplifier	30V	Top	
TPA3250	70W Stereo, 130W Peak Ultra-HD, Analog-Input, Class-D Amplifier	36V	Bottom	
TPA3251	175W Stereo, 350W Mono Ultra-HD, Analog-Input Class-D Amplifier	36V	Top	
TPA3255	315W Stereo, 600W Mono Ultra-HD, Analog-Input Class-D Amplifier	53.5V	Top	

5 Pin Configuration and Functions

The TPA3221 is available in a thermally enhanced TSSOP package.

The package type contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heat sink.




図 5-1. DDV Package HTSSOP 44-Pin (Top View)

表 5-1. Pin Functions

NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
HEAD	11	I	0 = AD, 1 = HEAD. Refer to: セクション 8.3.3
AVDD	21	P	AVDD voltage supply. Refer to: セクション 8.3.1, セクション 9.3.1.2

表 5-1. Pin Functions (続き)

NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
BST1_M	43	P	OUT1_M HS bootstrap supply (BST), 0.033μF capacitor to OUT1_M required. Refer to: セクション 9.2.1.2.3
BST1_P	44	P	OUT1_P HS bootstrap supply (BST), 0.033μF capacitor to OUT1_P required. Refer to: セクション 9.2.1.2.3
BST2_M	23	P	OUT2_M HS bootstrap supply (BST), 0.033μF capacitor to OUT2_M required. Refer to: セクション 9.2.1.2.3
BST2_P	24	P	OUT2_P HS bootstrap supply (BST), 0.033μF capacitor to OUT2_P required. Refer to: セクション 9.2.1.2.3
CMUTE	17	P	Mute and Startup Timing Capacitor. Connect a 33nF capacitor to GND. Refer to: セクション 8.4.3
FAULT	4	O	Shutdown signal, open drain; active low. Refer to: セクション 8.3.6
FREQ_ADJ	14	O	Oscillator frequency programming pin. Refer to: セクション 8.3.4
GAIN/SLV	2	I	Closed loop gain and controller/peripheral programming pin. Refer to: セクション 8.3.1.1
GND	5, 6, 7, 18, 19, 20, 25, 26, 33, 34, 41, 42	P	Ground
GVDD	22	P	Gate drive supply. Refer to: セクション 8.3.1 , セクション 9.3.1.2
IN1_M	9	I	Negative audio input for channel 1
IN1_P	8	I	Positive audio input for channel 1
IN2_M	16	I	Negative audio input for channel 2
IN2_P	15	I	Positive audio input for channel 2
OSCM	12	I/O	Oscillator synchronization interface. Refer to: セクション 8.3.1.1
OSCP	13	I/O	Oscillator synchronization interface. Refer to: セクション 8.3.1.1
OTW_CLIP	3	O	Clipping warning and Over-temperature warning; open drain; active low. Refer to: セクション 8.3.6
OUT1_M	35	O	Negative output for channel 1
OUT1_P	39, 40	O	Positive output for channel 1
OUT2_M	27, 28	O	Negative output for channel 2
OUT2_P	32	O	Positive output for channel 2
PVDD	29, 30, 31, 36, 37, 38	P	PVDD supply. Refer to: セクション 9.2.1.2.2 , セクション 9.3.1.3
RESET	10	I	Device reset Input; active low. Refer to: セクション 8.4.5.7 , セクション 8.4.1 , セクション 8.4.2
VDD	1	P	Input power supply. Refer to: セクション 8.3.1 , セクション 9.3.1.1
PowerPad™		P	Ground, connect to grounded heatsink. Placed on top side of device.

(1) I=Input, O=Output, I/O= Input/Output, P=Power

表 5-2. Mode Selection Pins

MODE PINS ⁽²⁾			INPUT MODE ⁽¹⁾	OUTPUT CONFIGURATION	DESCRIPTION
IN2_M	IN2_P	HEAD			
X	X	0	1N/2N + 1	2 × BTL	Stereo, BTL output configuration, AD mode modulation
X	X	1	1N/2N + 1	2 × BTL	Stereo, BTL output configuration, HEAD mode modulation
0	0	0	1N/2N + 1	1 × PBTL	Mono, Parallelled BTL configuration. Connect OUT1_P to OUT2_P and OUT1_M to OUT2_M, AD mode modulation
0	0	1	1N/2N + 1	1 × PBTL	Mono, Parallelled BTL configuration. Connect OUT1_P to OUT2_P and OUT1_M to OUT2_M, HEAD mode modulation
1	1	0	1N/2N + 1	1 × BTL	Mono, BTL configuration. OUT1_M and OUT1_P active, AD mode modulation
1	1	1	1N/2N + 1	1 × BTL	Mono, BTL configuration. OUT1_M and OUT1_P active, HEAD mode modulation

(1) 2N refers to differential input signal, 1N refers to single ended input signal. +1 refers to number of logic control (RESET) input pins.

(2) X refers to inputs connected through AC coupling capacitor, 0 refers to logic low (GND), 1 refers to logic high (AVDD).

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	PVDD to GND ⁽²⁾	−0.3	37	V
	BST_X to GVDD ⁽²⁾	−0.3	37	V
	BST1_M, BST1_P, BST2_M, BST2_P to GND ⁽²⁾	−0.3	47.8	V
	VDD to GND	−0.3	43	V
	GVDD to GND ⁽²⁾	−0.3	5.5	V
	AVDD to GND	−0.3	5.5	V
Interface pins	OUT1_M, OUT1_P, OUT2_M, OUT2_P to GND ⁽²⁾	−0.3	43	V
	IN1_M, IN1_P, IN2_M, IN2_P to GND	−0.3	5.5	V
	HEAD, FREQ_ADJ, GAIN/SLV, CMUTE, RESET, OSCP, OSCM to GND	−0.3	5.5	V
	FAULT, OTW_CLIP to GND	−0.3	5.5	V
	Continuous sink current, FAULT, OTW_CLIP to GND		9	mA
T _J	Operating junction temperature range	−40	150	°C
T _{stg}	Storage temperature range	−40	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

6.2 ESD Ratings

			VALUE	UNIT
V _{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD	Power-stage supply	DC supply voltage	7	30	32	V
VDD ⁽¹⁾	Supply voltage for internal LDO regulator to supply GVDD and AVDD	DC supply voltage	7		32	V
	External supply for VDD, GVDD and AVDD. Internal LDO bypassed	DC supply voltage	4.5	5	5.5	V
AVDD	Supply voltage for analog circuits	DC supply voltage	4.5	5	5.5	V
GVDD	Supply voltage for gate-drive circuitry	DC supply voltage	4.5	5	5.5	V
L _{OUT} (BTL)	Output filter inductance	Minimum output inductance at I _{OC}	5	10		μH
L _{OUT} (PBTL)	Output filter inductance, PBTL before the LC filter	Minimum output inductance at I _{OC}	5	10		
	Output filter inductance, PBTL after the LC filter	Minimum output inductance at half I _{OC} , each inductor	5	10		
F _{PWM}	PWM frame rate selectable for AM interference avoidance; 1% Resistor tolerance	Nominal	575	600	625	kHz
		AM1	510	533	555	
		AM2	460	480	500	
R _(FREQ_ADJ)	PWM frame rate programming resistor	Nominal; Controller mode	49.5	50	50.5	kΩ
		AM1; Controller mode	29.7	30	30.3	
		AM2; Controller mode	9.9	10	10.1	
C _{PVDD}	PVDD close decoupling capacitors			1.0		μF
V _(FREQ_ADJ)	Voltage on FREQ_ADJ pin for peripheral mode operation	Peripheral Mode (Connect to AVDD)		5		V

- (1) VDD must be connected to a supply of 5V in LDO bypass mode; OR 7V to 30V with LDO active. VDD can be connected directly to PVDD in LDO bypass mode, but must not exceed PVDD voltage.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPA3221		UNIT
		DDV 44-PINS HTSSOP		
		JEDEC STANDARD 4 LAYER PCB	FIXED 85°C HEATSINK TEMPERATURE ⁽²⁾	
R _{θJA}	Junction-to-ambient thermal resistance	44.8	5.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	1.1	2.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	14.9	n/a	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.6	n/a	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	14.7	n/a	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Thermal data are obtained with 85°C heat sink temperature using thermal compound with 0.7W/mK thermal conductivity and 2mil thickness. In this model heat sink temperature is considered to be the ambient temperature and only path for dissipation is to the heatsink.

6.5 Electrical Characteristics

PVDD_X = 30V, VDD = 5V, GVDD = 5V, T_C (Case temperature) = 75 °C, f_S = 600kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION						
AVDD	Voltage regulator. Only used as reference node when supplied by internal LDO. Voltage regulator bypassed for VDD = 5V.	VDD = 30V		5		V
I _{VDD}	VDD supply current. LDO mode (VDD > 7V)	Operating, no audio signal		25		mA
		Reset mode		118		
	VDD supply current. LDO bypass mode (VDD = 5V)	Operating, no audio signal		150		μA
		Reset mode		50		
I _{AVDD}	Gate-supply current. LDO bypass mode (VDD = 5V)	Operating, no audio signal		10		mA
		Reset mode		1		
I _{GVDD}	Gate-supply current. LDO bypass mode (VDD = 5V), AD-mode modulation	50% duty cycle		16		μA
		Reset mode		50		
	Gate-supply current. LDO bypass mode (VDD = 5V), HEAD-mode modulation	HEAD-mode modulation		16		mA
		Reset mode		50		μA
I _{PVDD}	Total PVDD idle current, AD-mode modulation, BTL	50% duty cycle with recommended output filter		15		mA
		50% duty cycle with recommended output filter, T _C = 25 °C		13		
		Reset mode, No switching		1		
	Total PVDD idle current, HEAD-mode modulation, BTL	HEAD-mode modulation with recommended output filter		10		
		HEAD-mode with recommended output filter, T _C = 25 °C		9		
		Reset mode, No switching		1		
ANALOG INPUTS						
V _{IN}	Maximum input voltage swing				±2.8	V
I _{IN}	Maximum input current			-1	1	mA
G	Inverting voltage Gain, V _{OUT} /V _{IN} (Controller Mode)	R ₁ = 5.6kΩ, R ₂ = OPEN		18		dB
		R ₁ = 20kΩ, R ₂ = 100kΩ		24		
		R ₁ = 39kΩ, R ₂ = 100kΩ		30		
		R ₁ = 47kΩ, R ₂ = 75kΩ		34		
	Inverting voltage Gain, V _{OUT} /V _{IN} (Peripheral Mode)	R ₁ = 51kΩ, R ₂ = 51kΩ		18		
		R ₁ = 75kΩ, R ₂ = 47kΩ		24		
		R ₁ = 100kΩ, R ₂ = 39kΩ		30		
		R ₁ = 100kΩ, R ₂ = 16kΩ		34		
R _{IN}	Input resistance	G = 18dB		48		kΩ
		G = 24dB		24		
		G = 30dB		12		
		G = 34dB		7.7		
OSCILLATOR						
f _{OSC(10)} ⁽¹⁾	Nominal, Controller Mode	F _{PWM} × 6	3.45	3.6	3.75	MHz
	AM1, Controller Mode		3.06	3.198	3.33	
	AM2, Controller Mode		2.76	2.88	3	
V _{IH}	High level input voltage		1.88			V
V _{IL}	Low level input voltage				1.65	V
EXTERNAL OSCILLATOR (Peripheral Mode)						
f _{OSC(10)}	CLK input on OSCM/OSCP (Peripheral Mode)		2.3		3.78	MHz
OUTPUT-STAGE MOSFETs						

6.5 Electrical Characteristics (続き)

PVDD_X = 30V, VDD = 5V, GVDD = 5V, T_C (Case temperature) = 75 °C, f_S = 600kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{DS(on)}	Drain-to-source resistance, low side (LS)	T _J = 25 °C, Excludes metallization resistance, GVDD = 5V		70		mΩ
	Drain-to-source resistance, high side (HS)			70		mΩ

6.5 Electrical Characteristics (続き)

PVDD_X = 30V, VDD = 5V, GVDD = 5V, T_C (Case temperature) = 75 °C, f_S = 600kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I/O PROTECTION						
V _{uvp,AVDD}	Undervoltage protection limit, AVDD		4			V
V _{uvp,AVDD,hyst} ⁽²⁾	Undervoltage protection hysteresis, AVDD		0.1			V
V _{uvp,PVDD}	Undervoltage protection limit, PVDD_x		6.4			V
V _{uvp,PVDD,hyst} ⁽²⁾	Undervoltage protection hysteresis, PVDD_x		0.45			V
OTW	Overtemperature warning, OTW_CLIP ⁽²⁾		115	125	135	°C
OTW _{hyst} ⁽²⁾	Temperature drop needed below OTW temperature for OTW_CLIP to be inactive after OTW event.		20			°C
OTE ⁽²⁾	Overtemperature error		145	155	165	°C
OTE _{hyst} ⁽²⁾	A reset needs to occur for FAULT to be released following an OTE event		20			°C
OTE-OTW _(differential) ⁽²⁾	OTE-OTW differential		25			°C
OLPC	Overload protection counter	f _{PWM} = 600kHz (1024 PWM cycles)	1.7			ms
I _{OC, BTL}	Overcurrent limit protection, speaker output current	Nominal peak current in 1Ω load	10			A
I _{OC, PBTL}			20			A
I _{DCspkr, BTL}	DC Speaker Protection Current Threshold	BTL current imbalance threshold	1.8			A
I _{DCspkr, PBTL}		PBTL current imbalance threshold	3.6			A
I _{OCT}	Overcurrent response time	Time from switching transition to flip-state induced by overcurrent.	150			ns
I _{PD}	Output pulldown current of each half	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.	3			mA
STATIC DIGITAL SPECIFICATIONS						
V _{IH}	High level input voltage	HEAD, OSCM, OSCP, CMUTE, RESET	1.9			V
V _{IL}	Low level input voltage		0.8			V
I _{Ikg}	Input leakage current		100			μA
OTW/SHUTDOWN (FAULT)						
R _{INT_PU}	Internal pullup resistance, OTW_CLIP to AVDD, FAULT to AVDD		20	26	32	kΩ
V _{OH}	High level output voltage	Internal pullup resistor	3	3.3	3.6	V
V _{OL}	Low level output voltage	I _O = 4mA	200		500	mV
Device fanout	OTW_CLIP, FAULT	No external pullup	30			devices

- (1) Nominal, AM1 and AM2 use same internal oscillator with fixed ratio 4 : 4.5 : 5
(2) Specified by design.

6.6 Audio Characteristics (BTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 30 V, VDD = 5 V, GVDD = 5 V, $R_L = 4\ \Omega$, $f_S = 600\ \text{kHz}$, $T_C = 75^\circ\text{C}$, Output Filter: $L_{\text{DEM}} = 10\ \mu\text{H}$, $C_{\text{DEM}} = 1\ \mu\text{F}$, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O Power output per channel	$R_L = 3\ \Omega$, 10% THD+N		112		W
	$R_L = 4\ \Omega$, 10% THD+N		105		
	$R_L = 3\ \Omega$, 1% THD+N		100		
	$R_L = 4\ \Omega$, 1% THD+N		88		
THD+N Total harmonic distortion + noise	1W		0.02		%
V_n Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded, Gain = 18dB		75		μV
$ V_{OS} $ Output offset voltage	Inputs AC coupled to GND		20	60	mV
SNR Signal-to-noise ratio ⁽¹⁾	A-weighted, Gain = 18dB		108		dB
DNR Dynamic range	A-weighted, Gain = 18dB		109		dB
P_{idle} Power dissipation due to idle losses ($I_{\text{PVDD_X}}$)	$P_O = 0$, all outputs switching, AD-modulation, $T_C = 25^\circ\text{C}$ ⁽²⁾		0.37		W
	$P_O = 0$, all outputs switching, HEAD-modulation, $T_C = 25^\circ\text{C}$ ⁽²⁾		0.25		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses also are affected by core losses of output inductors.

6.7 Audio Characteristics (PBTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 30 V, VDD = 5 V, GVDD = 5 V, $R_L = 2\ \Omega$, $f_S = 600\ \text{kHz}$, $T_C = 75^\circ\text{C}$, Output Filter: $L_{\text{DEM}} = 10\ \mu\text{H}$, $C_{\text{DEM}} = 1\ \mu\text{F}$, Pre-Filter PBTL, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O Power output per channel	$R_L = 2\ \Omega$, 10% THD+N		208		W
	$R_L = 3\ \Omega$, 10% THD+N		155		
	$R_L = 4\ \Omega$, 10% THD+N		120		
	$R_L = 2\ \Omega$, 1% THD+N		170		
	$R_L = 3\ \Omega$, 1% THD+N		125		
	$R_L = 4\ \Omega$, 1% THD+N		98		
THD+N Total harmonic distortion + noise	1 W		0.02		%
V_n Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded, Gain = 18 dB		75		μV
$ V_{OS} $ Output offset voltage	Inputs AC coupled to GND		20	60	mV
SNR Signal to noise ratio ⁽¹⁾	A-weighted, Gain = 18 dB		108		dB
DNR Dynamic range	A-weighted, Gain = 18 dB		110		dB
P_{idle} Power dissipation due to idle losses ($I_{\text{PVDD_X}}$)	$P_O = 0$, all outputs switching, AD-modulation, $T_C = 25^\circ\text{C}$ ⁽²⁾		0.20		W
	$P_O = 0$, all outputs switching, HEAD-modulation, $T_C = 25^\circ\text{C}$ ⁽²⁾		0.17		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

Typical Characteristics, BTL Configuration, AD-mode

All Measurements taken at audio frequency = 1 kHz, PVDD_X = 30 V, VDD = 5 V, GVDD = 5 V, $R_L = 4\ \Omega$, $f_S = 600\ \text{kHz}$, 18 dB, $T_C = 75^\circ\text{C}$, Output Filter: $L_{\text{DEM}} = 10\ \mu\text{H}$, $C_{\text{DEM}} = 1\ \mu\text{F}$, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.




Figure 6-1. Total Harmonic Distortion + Noise vs Output Power, AD-mode




Figure 6-2. Total Harmonic Distortion+Noise vs Frequency, AD-mode




Figure 6-3. Total Harmonic Distortion+Noise vs Frequency, AD-mode




Figure 6-4. Output Power vs Supply Voltage, AD-mode




Figure 6-5. Output Power vs Supply Voltage, AD-mode




Figure 6-6. System Efficiency vs Output Power, AD-mode




Figure 6-7. System Efficiency vs Output Power, AD-mode




Figure 6-8. System Efficiency vs Output Power, AD-mode




Figure 6-9. System Power Loss vs Output Power, AD-mode




Figure 6-10. Output Power vs Case Temperature, AD-mode




Figure 6-11. Noise Amplitude vs Frequency, AD-mode




Figure 6-12. CCIF Intermodulation, AD-mode




図 6-13. CCIF Intermodulation, AD-mode




図 6-14. Power Supply Rejection Ratio vs Frequency, AD-mode




図 6-15. Channel to Channel Crosstalk vs Frequency, AD-mode






図 6-16. Idle Current vs Supply Voltage

Typical Characteristics, PBTL Configuration, AD-mode


All Measurements taken at audio frequency = 1 kHz, PVDD_X = 30 V, VDD = 5 V, GVDD = 5 V, $R_L = 2\ \Omega$, $f_S = 600\text{ kHz}$, 18 dB, $T_C = 75^\circ\text{C}$, Output Filter: $L_{DEM} = 10\ \mu\text{H}$, $C_{DEM} = 1\ \mu\text{F}$, Pre-Filter PBTL, AD Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.




6-17. Total Harmonic Distortion+Noise vs Output Power, AD-mode




6-18. Total Harmonic Distortion + Noise vs Frequency, AD-mode




6-19. Total Harmonic Distortion+Noise vs Frequency, AD-mode



6-20. Output Power vs Supply Voltage, AD-mode



6-21. Output Power vs Supply Voltage, AD-mode



6-22. System Efficiency vs Output Power, AD-mode




Figure 6-23. System Power Loss vs Output Power, AD-mode




Figure 6-24. Output Power vs Case Temperature, AD-mode




Figure 6-25. CCIF Intermodulation vs Frequency, AD-mode




Figure 6-26. CCIF Intermodulation vs Frequency, AD-mode

7 Parameter Measurement Information

All parameters are measured according to the conditions described in the [セクション 6.3](#).

Most audio analyzers do not give correct readings of Class-D amplifiers' performance due to the amplifiers sensitivity to out of band noise present at the amplifier output. AES-17 + AUX-0025 pre-analyzer filters are recommended to use for Class-D amplifier measurements. In absence of such filters, a 30kHz low-pass filter ($10\Omega + 47\text{nF}$) can be used to reduce the out of band noise remaining on the amplifier outputs.

8 Detailed Description

8.1 Overview

TPA3221 is designed as a feature-enhanced cost efficient high power Class-D audio amplifier. The device has built-in advanced protection circuitry to provide maximum product robustness as well as a flexible feature set including built in LDO for easy supply of low voltage circuitry, selectable gain, switching frequency, controller/peripheral synchronization of multiple devices, selectable PWM modulation scheme, mute function, temperature and clipping status signals. TPA3221 has a bandwidth up to 100kHz and low output noise designed for high resolution audio applications and accepts both differential and single ended analog audio inputs at levels from 1V_{RMS} to 2V_{RMS}. With the closed loop operation TPA3221 is designed for high audio performance with a system power supply between 7V and 30V.

To facilitate system design, the TPA3221 needs only a (typical) 30V power stage supply. The TPA3221 has an internal voltage regulator supplied from the VDD pin for the analog and digital system blocks and the output stage gate drive respectively. The VDD pin can be connected directly to PVDD in case of only this power supply rail being available.

To reduce device power losses an external 5V supply can be used for the AVDD and VDD supply pins. The internal voltage regulator connected to the VDD pin is automatically turned off if an external 5V supply is used for this pin. Although supplied from the same 5V source, separating AVDD and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details) is recommended. These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, the physical loop with the power supply pins, decoupling capacitors and GND return path to the device pins must be kept as short as possible and with as little area as possible to minimize induction (see [セクション 9.4.2](#) for additional information).

The floating supplies for the output stage high side gate drives are supplied by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.


For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a voltage supply for the high-side gate driver. TI recommends to use 33nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33nF capacitors maintain sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.


Special attention is paid to the power stage power supply; this includes component selection, PCB placement, and routing.

For peak electrical performance, EMI compliance, and system reliability, maintaining that each PVDD_X node is decoupled with 1μF ceramic capacitors placed as close as possible to the PVDD supply pins is important. TI recommends to follow the PCB layout of the TPA3221 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

If using external power supply for the AVDD and VDD internal regulators, this supply is from a low-noise, low-output-impedance voltage regulator. Likewise, the 30V power stage supply is assumed to have low output impedance throughout the entire audio band, and low noise. The power supply sequence is not critical as facilitated by the internal power-on-reset circuit, but TI recommends to release RESET after the power supply is settled for minimum turn on audible artifacts. Moreover, the TPA3221 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are noncritical within the specified range (see the [Electrical Characteristics](#) table of this data sheet).

8.2 Functional Block Diagrams





*NOTE1: Logic AND in or outside microcontroller

図 8-1. System Block Diagram

8.3 Feature Description

8.3.1 Internal LDO

TPA3221 has a built in optional LDO (Low dropout voltage regulator) to supply the analog and digital circuits as well as the gate drive for the output stages. The LDO can be used in systems where only the high voltage power rail is available, hence no additional power supply rails need to be generated for the TPA3221 to operate. As being a linear regulator, the LDO adds to the power losses of the device due to the (PVDD-5V) voltage drop and the supply current for AVDD and GVDD given in the [セクション 6.5](#) table.




図 8-2. Internal LDO for Single Supply Systems

When using the internal LDO in TPA3221 the VDD terminal is connected to a voltage source between 7V and PVDD. In a single supply system the VDD terminal is connected directly to the PVDD terminal. The LDO output is connected to the AVDD terminal, and can be used to supply the gate drive by supplying the GVDD from AVDD through a RC filter for best noise performance as shown in [図 8-2](#).




図 8-3. Internal LDO Bypass for Highest Power Efficiency

For highest system power efficiency the LDO can be bypassed by connecting VDD to an external 5V supply. In this configuration AVDD and GVDD is supplied by 5V from the external power supply. GVDD is supplied through a RC filter for best noise performance as shown in [図 8-3](#).

8.3.1.1 Input Configuration, Gain Setting And Controller/Peripheral Operation

TPA3221 is designed to accept either a differential or a single-ended audio input signal. To accept a wide range of system front ends TPA3221 has selectable input gain that allows full scale output with a wide range of input signal levels.

Best system noise performance is obtained with balanced audio interface. However, to be used in systems with only a single ended audio input signal available, one input terminal can be connected to AC ground, to accept single ended audio input signals.




図 8-4. Balanced Audio Input Configuration

In systems with single ended audio inputs the device gain typically needs to be set higher than for systems with balanced audio input signals.




図 8-5. Single Ended Audio Input Configuration

8.3.2 Gain Setting And Controller / Peripheral Operation

The gain of TPA3221 is set by the voltage divider connected to the GAIN/SLV control pin. Controller or Peripheral mode is also controlled by the same pin. An internal ADC is used to detect the 8 input states. The first four stages sets the GAIN in Controller mode in gains of 18, 24, 30, 34dB respectively, while the next four stages sets the GAIN in Peripheral mode in gains of 18, 24, 30, 34dB respectively. The gain setting is latched when $\overline{\text{RESET}}$ goes high and cannot be changed while $\overline{\text{RESET}}$ is high. 表 8-1 shows the recommended resistor values, the state and gain:

表 8-1. Gain and Controller / Peripheral

Controller / Peripheral Mode	Gain	R1 (to GND)	R2 (to AVDD)	Differential Input Signal Level (each input pin)	Single Ended Input Signal Level
Controller	18dB	5.6k Ω	OPEN	2VRMS	2VRMS
Controller	24dB	20k Ω	100k Ω	1VRMS	2VRMS
Controller	30dB	39k Ω	100k Ω	0.5VRMS	1VRMS
Controller	34dB	47k Ω	75k Ω	0.32VRMS	0.63VRMS
Peripheral	18dB	51k Ω	51k Ω	2VRMS	2VRMS
Peripheral	24dB	75k Ω	47k Ω	1VRMS	2VRMS
Peripheral	30dB	100k Ω	39k Ω	0.5VRMS	1VRMS
Peripheral	34dB	100k Ω	16k Ω	0.32VRMS	0.63VRMS




図 8-6. Gain and Controller / Peripheral Setup

For easy multi-channel system design TPA3221 has a Controller / Peripheral feature that allows automatic synchronization of multiple peripheral devices operated at the PWM switching frequency of a controller device. This benefits system noise performance by eliminating spurious crosstalk sum and difference tones due to unsynchronized channel-to-channel switching frequencies. Furthermore the Controller / Peripheral scheme is designed to interleave switching of the individual channels in a multi-channel system such that the power supply current ripple frequency is moved to a higher frequency which reduces the RMS ripple current in the power supply bulk capacitors.

The Controller / Peripheral scheme and the interleaving of the output stage switching is automatically configured by connecting the OSCx pins between a controller and multiple peripheral devices. Connect the OSCx pins in either positive or negative polarity to configure either a Peripheral1 or Peripheral2 device. Connect the OSCM of the Controller device to the OSCM of a peripheral device to configure for Peripheral1 or OSCP to configure for

Peripheral2. Then connect the remaining OSCx pins between the controller and peripheral devices. The Controller, Peripheral1 and Peripheral2 PWM switching is be 30 degrees out of phase with each other. All switching channels are automatically synchronized by releasing RESET on all devices at the same time.




图 8-7. Gain and Controller PCB Implementation

Placement on the PCB and connection of multiple TPA3221 devices in a multi channel system is illustrated in 图 8-7. Peripheral devices should be placed on either side of the controller device, with a Peripheral1 device on one side of the Controller device, and a Peripheral2 device on the other. In systems with more than 3 TPA3221 devices, the controller should be in the middle, and every second peripheral devices should be a Peripheral1 or Peripheral 2 as illustrated in 图 8-7. A 47kΩ pull up resistor to AVDD should be connected to the controller device OSCM output and a 47kΩ pull down resistor to GND should be connected to the controller OSCP CLK outputs.

8.3.3 AD-Mode and HEAD-Mode PWM Modulation

TPA3221 has the option of using either AD-Mode or HEAD-Mode PWM modulation scheme. AD mode has continuous switching of the two half bridge outputs in each BTL output channel. Both half bridge outputs are switching in HEAD mode, but with reduced duty cycle for idle operation and while playing small signals. With higher output levels one half bridge stops switching on HEAD mode operation. HEAD benefits both device power loss and EMI performance, where AD mode is considered to have the highest audio performance.




图 8-8. AD-Mode Configuration




图 8-9. HEAD-Mode Configuration







图 8-10. AD Mode Output Waveforms, Idle




8-11. AD Mode Output Waveforms, High Level Output




8-12. AD Mode Speaker Output Signals, Low or and High Level Output



8-13. HEAD Mode Output Waveforms, Idle



8-14. HEAD Mode Output Waveforms, High Level Output



8-15. HEAD Mode Speaker Output Signals, Low Level Output




図 8-16. HEAD Mode Speaker Output Signals, High Level Output

8.3.4 Oscillator

The oscillator frequency can be trimmed by external control of the `FREQ_ADJ` pin.

To reduce interference problems while using radio receiver tuned within the AM band, the switching frequency can be changed from nominal to higher values. These values are chosen such that the nominal and the higher value switching frequencies together results in the fewest cases of interference throughout the AM band. The oscillator frequency can be selected by the value of the `FREQ_ADJ` resistor connected to GND in controller mode according to the description in the [セクション 6.5](#) table.

For peripheral mode operation, turn off the oscillator by pulling the `FREQ_ADJ` pin to AVDD. This configures the `OSC_I/O` pins as inputs to be peripherals from an external differential clock. In a controller/peripheral system inter channel delay is automatically setup between the switching of the audio channels, which can be illustrated by no idle channels switching at the same time. This does not influence the audio output, but only the switch timing to minimize noise coupling between audio channels through the power supply to optimize audio performance and to get better operating conditions for the power supply. The inter channel delay is setup for a peripheral device depending on the polarity of the `OSC_I/O` connection such that a peripheral mode 1 is selected by connecting the controller device `OSC_I/O` to the peripheral 1 device `OSC_I/O` with same polarity (+ to + and - to -), and peripheral mode 2 is selected with the inverse polarity (+ to - and - to +).

8.3.5 Input Impedance

The TPA3221 input stage is a fully differential input stage and the input impedance changes with the gain setting from 7.7 kΩ at 34 dB gain to 47 kΩ at 18 dB gain. Table 1 lists the values from min to max gain. The tolerance of the input resistor value is $\pm 20\%$ so the minimum value will be higher than 6.2 kΩ. The inputs need to be AC-coupled to minimize the output DC-offset and ensure correct ramping of the output voltages during power-ON and power-OFF. The input ac-coupling capacitor together with the input impedance forms a high-pass filter with the following cut-off frequency:

If a flat bass response is required down to 20 Hz the recommended cut-off frequency is a tenth of that, 2 Hz. [表 8-2](#) lists the recommended ac-couplings capacitors for each gain step. If a -3 dB is accepted at 20 Hz 10 times lower capacitors can used – for example, a 1 μF can be used.

表 8-2. Recommended Input AC-Coupling Capacitors

Gain	Input Impedance	Input AC-Coupling Capacitance	Input High Pass Filter
18 dB	48 kΩ	4.7 μF	0.7 Hz
24 dB	24 kΩ	10 μF	0.7 Hz
30 dB	12 kΩ	10 μF	1.3 Hz
34 dB	7.7 kΩ	10 μF	2.1 Hz

The input capacitors used should be a type with low leakage, like quality electrolytic, tantalum, film or ceramic. If a polarized type is used the positive connection should face such that the capacitor has a positive DC bias.

8.3.6 Error Reporting

The `FAULT`, and `OTW_CLIP`, pins are active-low, open-drain outputs. The `FAULT` function is for protection-mode signaling to a system-control device. Any fault resulting in device shutdown is signaled by the `FAULT` pin going low. Also, `OTW_CLIP` goes low when the device junction temperature exceeds 125°C (see [表 8-3](#)).

表 8-3. Error Reporting

FAULT	OTW_CLIP	DESCRIPTION
0	0	Overtemperature (OTE), overload (OLP), or undervoltage (UVP). Junction temperature higher than 125°C (overtemperature warning).
0	1	Overload (OLP) or undervoltage (UVP). Junction temperature lower than 125°C
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

Note that asserting $\overline{\text{RESET}}$ low forces the $\overline{\text{FAULT}}$ signal high, independent of faults being present. TI recommends monitoring the $\overline{\text{OTW_CLIP}}$ signal using the system microcontroller and responding to an overtemperature warning signal by turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both $\overline{\text{FAULT}}$ and $\overline{\text{OTW_CLIP}}$ outputs.

8.4 Device Functional Modes

TPA3221 can be configured in either a stereo BTL (Bridge Tied Load) mode, mono BTL mode (only one output BTL channel active), or in a mono PBTL (Parallel Bridge Tied Load) mode. In PBTL mode the two output BTL channels are paralleled with double output current available. The paralleling of the two BTL outputs can be made either before the output LC filter, or after the output LC filter. For PBTL mode the audio performance in general be higher when paralleling before the output LC filter, but paralleling after the LC output filter can be preferred in some systems.

See 表 5-2 for mode configuration setup.




図 8-17. Stereo BTL




図 8-18. Mono BTL




図 8-19. Mono PBTL, Pre LC Filter




図 8-20. Mono PBTL, Post LC Filter

8.4.1 Powering Up

The TPA3221 does not require a power-up sequence because of the integrated undervoltage protection (UVP), but TI recommends to hold $\overline{\text{RESET}}$ low until PVDD supply voltage is stable to avoid audio artifacts. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply (GVDD) and AVDD voltages are above the UVP voltage thresholds (see the セクション 6.5 table of this data sheet). This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pull-down of the half-bridge output as well as initiating a controlled ramp up sequence of the output voltage.




図 8-21. Startup Timing

When $\overline{\text{RESET}}$ is released to turn on TPA3221, $\overline{\text{FAULT}}$ signal turns low and AVDD voltage regulator is enabled. $\overline{\text{FAULT}}$ stays low until AVDD reaches the undervoltage protection (UVP) voltage threshold (refer to the [セクション 6.5](#) table of this data sheet). After a pre-charge time to stabilize the DC voltage across the input AC coupling capacitors, the ramp up sequence starts and completes once the $\overline{\text{CMUTE}}$ node is charged to the final value.

8.4.1.1 Startup Ramp Time

During the startup ramp the $\overline{\text{CMUTE}}$ capacitor is charged by an internal current generator. With use of the recommended 33 nF $\overline{\text{CMUTE}}$ capacitor value, the startup ramp time is approximately 20 ms. Higher $\overline{\text{CMUTE}}$ capacitor value will increase the ramp time, and a lower value will decrease the ramp time. The recommended $\overline{\text{CMUTE}}$ capacitor value is selected for minimum audible artifacts during startup and shutdown ramp.

8.4.2 Powering Down

The TPA3221 does not require a power-down sequence. The device remains fully operational as long as the VDD, AVDD and PVDD voltages are above the undervoltage protection (UVP) voltage thresholds (see the [セクション 6.5](#) table of this data sheet). Although not specifically required, a good practice is to hold $\overline{\text{RESET}}$ low during power down, thus preventing audible artifacts including pops or clicks by initiating a controlled ramp down sequence of the output voltage. The ramp down sequence completes once the $\overline{\text{CMUTE}}$ node is discharged.

8.4.2.1 Power Down Ramp Time

During the power down ramp the $\overline{\text{CMUTE}}$ capacitor is discharged by internal circuitry. With use of the recommended 33 nF $\overline{\text{CMUTE}}$ capacitor value, the power-down ramp time is approximately 20 ms.

8.4.3 Device Reset

Asserting **RESET** low initiates the device ramp down. The output FETs go into a Hi-Z state after the ramp down is complete. Output pull downs are active in both BTL mode and PBTL mode with **RESET** low.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the **RESET** input low enables weak pull-down of the half-bridge outputs.

Asserting **RESET** low removes any fault information to be signaled on the **FAULT** output, that is, **FAULT** is forced high. A rising-edge transition on **RESET** allows the device to resume operation after a fault. To maintain thermal reliability, the rising edge of **RESET** must occur no sooner than 4ms after the falling edge of **FAULT**.

The TPA3221 enters a low power state once the ramp down sequence is complete.

8.4.4 Device Soft Mute

Asserting **CMUTE** low initiates the device soft mute function. The soft mute function initiates a ramp down sequence of the outputs, and the output FETs go into a Hi-Z state after the ramp down is complete. All internal circuits are powered while in soft mute state. External control of the soft mute function must provide high impedance output when not engaged (open drain output) to allow the **CMUTE** node to charge/discharge during device ramp up and ramp down when de-asserting and asserting **RESET**.

8.4.5 Device Protection System

The TPA3221 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature and undervoltage. The TPA3221 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the **FAULT** pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, that is, the supply voltage has increased. The device handles errors, as shown in 表 8-4.


表 8-4. Device Protection

BTL MODE		PBTL MODE	
LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF
A	A+B	A	A+B+C+D
B		B	
C	C+D	C	
D		D	

Bootstrap UVP does not shutdown according to the table, Bootstrap UVP shuts down the respective halfbridge (non-latching, does not assert **FAULT**).

8.4.5.1 Overload and Short Circuit Current Protection

TPA3221 has fast reacting current sensors on all high-side and low-side FETs. To prevent output current from increasing beyond the overcurrent threshold, TPA3221 uses current limiting of the output current for each switching cycle (Cycle By Cycle Current Control, CB3C) in case of excess output current. CB3C prevents premature shutdown due to high output current transients caused by high level music transients and a drop of real speaker's load impedance, and allows the output current to be limited to a maximum programmed level. If the maximum output current persists, i.e. the power stage being overloaded with too low load impedance, the device will shut down the affected output channel and the affected output is put in a high-impedance (Hi- Z) state until a **RESET** cycle is initiated. CB3C works individually for each full-bridge output. If an over current event is triggered, CB3C performs a state flip of the full-bridged output that is cleared upon beginning of next PWM frame.




8-22. CB3C Timing Example

8.4.5.2 Signal Clipping and Pulse Injector

A built in activity detector monitors the PWM activity of the OUT_X pins. TPA3221 is designed to drive unclipped output signals all the way to PVDD and GND rails. In case of audio signal clipping when applying excessive input signal voltage, or in case of CB3C current protection being active, the amplifier feedback loop of the audio channel will respond to this condition with a saturated state, and the output PWM signals stops unless special circuitry is implemented to handle this situation. To prevent the output PWM signals from stopping in a clipping or CB3C situation, narrow pulses are injected to the gate drive to maintain output activity. The injected narrow pulses are injected at every 4th PWM frame, and thus the effective switching frequency during this state is reduced to 1/4 of the normal switching frequency.

Signal clipping is signalled on the $\overline{\text{OTW_CLIP}}$ pin and is self clearing when signal level reduces and the device reverts to normal operation. The $\overline{\text{OTW_CLIP}}$ pulses starts at the onset to output clipping, typically at a THD level around 0.01%, resulting in narrow $\overline{\text{OTW_CLIP}}$ pulses starting with a pulse width of ~500ns.



8-23. Signal Clipping PWM and Speaker Output Signals

8.4.5.3 DC Speaker Protection

The output DC protection scheme protects a speaker from excess DC current in case one terminal of the speaker is connected to the amplifier while the other is accidentally shorted to the chassis ground. Such a short circuit results in a DC voltage of PVDD/2 across the speaker, which potentially can result in destructive current levels. The output DC protection detects any unbalance of the output and input current of a BTL or PBTL output configuration (current into/out of one half-bridge equals current out of/into the other half-bridge), and in the event of the unbalance exceeding a programmed threshold, the overload counter increments until its maximum value

and the affected output channel is shut down. DC Speaker Protection is enabled in both BTL and PBTL mode operation.

8.4.5.4 Pin-to-Pin Short Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage in the case that a power output pin (OUT_X) is shorted to GND_X or PVDD_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup after RESET is pulled high. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT_X to GND_X, the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is < 15 ms/μF. While the PPSC detection is in progress, FAULT is kept low. If no shorts are present the PPSC detection passes, and FAULT is released. A device reset will start a new PPSC detection. PPSC detection is enabled in both BTL and PBTL output configurations. To make sure not to trip the PPSC detection system it is recommended not to insert a resistive load to GND_X or PVDD_X.

8.4.5.5 Overtemperature Protection OTW and OTE

TPA3221 has a two-level temperature-protection system that asserts an active-low warning signal ($\overline{\text{OTW_CLIP}}$) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and $\overline{\text{FAULT}}$ being asserted low. OTE is latched in this case. To clear the OTE latch, $\overline{\text{RESET}}$ must be asserted. Thereafter, the device resumes normal operation.

8.4.5.6 Undervoltage Protection (UVP) and Power-on Reset (POR)

The UVP and POR circuits of the TPA3221 protect the device in specific power-up/down and brownout situations. While powering up, the POR circuit ensures that all circuits are fully operational when the AVDD supply voltage reaches the value stated in [Electrical Characteristics](#). Although AVDD is independently monitored, a supply voltage drop below the UVP threshold on AVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and $\overline{\text{FAULT}}$ being asserted low. The device automatically resumes operation when all supply voltages have increased above their UVP threshold. Overvoltage protection is disabled in TPA3221.

8.4.5.7 Fault Handling

If a fault situation occurs while in operation, the device acts accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and causes all PWM activity of the device to be shut down, and asserts $\overline{\text{FAULT}}$ low. A global fault is a latching fault and clearing $\overline{\text{FAULT}}$ and restarting operation requires resetting the device by toggling $\overline{\text{RESET}}$. De-asserting $\overline{\text{RESET}}$ should never be allowed with excessive system temperature, so it is advised to monitor $\overline{\text{RESET}}$ with a system microcontroller and only release $\overline{\text{RESET}}$ ($\overline{\text{RESET}}$ high) if the $\overline{\text{OTW_CLIP}}$ signal is cleared (high). A channel fault results in shutdown of the PWM activity of the affected channel(s). Note that asserting $\overline{\text{RESET}}$ low forces the $\overline{\text{FAULT}}$ signal high, independent of faults being present.

表 8-5. Error Reporting

Fault/Event	Fault/Event Description	Global or Channel	Reporting Method	Latched/Self Clearing	Action needed to Clear	Output FETs
PVDD_X UVP	Voltage Fault	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Increase affected supply voltage	HI-Z
AVDD UVP						
POR (AVDD UVP)	Power On Reset	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Allow AVDD to rise	HI-Z
OTW	Thermal Warning	Global	$\overline{\text{OTW_CLIP}}$ pin	Self Clearing	Cool below OTW threshold	Normal operation
OTE	Thermal Shutdown	Global	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
OLP (CB3C>1.7 ms)	OC Shutdown	Channel	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
CB3C	OC Limiting	Channel	None	Self Clearing	Reduce signal level or remove short	Flip state, cycle by cycle at fs/3
Stuck at Fault ⁽¹⁾	No OSC_IO activity in Peripheral Mode	Global	None	Self Clearing	Resume OSC_IO activity	HI-Z

- (1) Stuck at Fault occurs when input OSC_IO input signal frequency drops below minimum frequency given in the [Electrical Characteristics](#) table of this data sheet.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

TPA3221 can be configured either in stereo BTL, mono BTL or mono PBTl mode depending on output power conditions and system design.

9.2 Typical Applications

9.2.1 Stereo BTL Application




図 9-1. Typical Differential (2N) AD-Mode BTL Application

9.2.1.1 Design Requirements

For this design example, use the parameters in 表 9-1.

表 9-1. Design Requirements, BTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	7 - 30 V
Analog Inputs	IN1_M = $\pm 2.8\text{V}$ (peak, max)
	IN1_P = $\pm 2.8\text{V}$ (peak, max)
	IN2_M = $\pm 2.8\text{V}$ (peak, max)
	IN2_P = $\pm 2.8\text{V}$ (peak, max)
Output Filters	Inductor-Capacitor Low Pass Filter (10 μH + 1 μF)
Speaker Impedance	3 - 8 Ω

9.2.1.2 Detailed Design Procedures

A rising-edge transition on $\overline{\text{RESET}}$ input allows the device to execute the startup sequence and starts switching.

A toggling $\overline{\text{OTW_CLIP}}$ signal is indicating that the output is approaching clipping. The signal can be used either to decrease audio volume or to control an intelligent power supply nominally operating at a low rail adjusting to a higher supply rail.

The device inverts the audio signal from input to output.

The AVDD pin is not recommended to be used as a voltage source for external circuitry when internal LDO is enabled ($\text{VDD} \geq 7\text{ V}$).

9.2.1.2.1 Decoupling Capacitor Recommendations

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors is used. In practice, X7R is used in this application.

The voltage of the decoupling capacitors is selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 1 μF that is placed on the power supply to each full-bridge. The power supply must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 50V is required for use with a 30V power supply.

9.2.1.2.2 PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, 470 μF , 50 V supports most applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

9.2.1.2.3 BST capacitors

To maintain large enough bootstrap energy storage for the high side gate drive to work correctly with all audio source signals, 33nF / 50V X7R BST capacitors are recommended.

9.2.1.2.4 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70 μm) copper is recommended for use with the TPA3221. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin due to lower PCB trace inductance.

9.2.2 Typical Application, Differential (2N), AD-Mode PBTL (Outputs Paralleled before LC filter)

TPA3221 can be configured in mono PBTL mode by paralleling the outputs before the LC filter or after the LC filter (see [セクション 9.2.3](#)). Paralleled outputs before the LC filter is recommended for better performance and limiting the number of output LC filter inductors.




図 9-2. Typical Differential (2N) AD-Mode PBTL Application

9.2.2.1 Design Requirements

Refer to [セクション 9.2.1](#) for the Design Requirements.

表 9-2. Design Requirements, PBTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	7 - 30 V
Analog Inputs	IN1_M = ± 2.8 V (peak, max)
	IN1_P = ± 2.8 V (peak, max)
	IN2_M = Grounded
	IN2_P = Grounded
Output Filters	Inductor-Capacitor Low Pass Filter (10 μ H + 1 μ F)
Speaker Impedance	2 - 4 Ω

9.2.3 Typical Application, Differential (2N), AD-Mode PBTL (Outputs Paralleled after LC filter)

TPA3221 can be configured in mono PBTL mode by paralleling the outputs before the LC filter (see [セクション 9.2.2](#)) or after the LC filter. Paralleled outputs after the LC filter may be preferred if: a single board design must support both PBTL and BTL, or in the case multiple, smaller paralleled inductors are preferred due to size or cost. Paralleling after the LC filter requires four inductors, one for each OUT_x. This section shows an example of paralleled outputs after the LC filter.




図 9-3. Typical Differential (2N) AD-Mode PBTL Application

9.2.3.1 Design Requirements

Refer to [セクション 9.2.1](#) for the Design Requirements.

表 9-3. Design Requirements, PBTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	7 - 30 V
Analog Inputs	IN1_M = ± 2.8 V (peak, max)
	IN1_P = ± 2.8 V (peak, max)
	IN2_M = Grounded
	IN2_P = Grounded
Output Filters	Inductor-Capacitor Low Pass Filter (10 μ H + 1 μ F)
Speaker Impedance	2 - 4 Ω

9.3 Power Supply Recommendations

9.3.1 Power Supplies

The TPA3221 device requires a single external power supply for proper operation. A high-voltage supply, PVDD, is required to power the output stage of the speaker amplifier and the associated circuitry. PVDD can be used to supply an internal LDO to supply 5V to AVDD and GVDD (connect VDD to PVDD).

Additionally, in LDO bypass mode an external power supply are connected to VDD, AVDD and GVDD to power the gate-drive and other internal digital and analog circuit blocks in the device.

The allowable voltage range for both the PVDD and VDD/AVDD/GVDD supplies are listed in the [セクション 6.3](#) table. Maintain both the PVDD and the VDD/AVDD/GVDD supplies can deliver more current than listed in the [セクション 6.5](#) table.

9.3.1.1 VDD Supply

VDD can be connected to PVDD in systems using only a single power supply. VDD is connected to an internal LDO that is then used to supply AVDD and GVDD for digital and analog circuits as well as to supply the gate drive.

To reduce device power consumption, the internal LDO can be bypassed by connecting VDD, AVDD and GVDD to an external 5 V power supply.

Proper connection, routing, and decoupling techniques are highlighted in the TPA3221 device EVM User's Guide (as well as the [セクション 9.1](#) section and [セクション 9.4.2](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3221 device EVM User's Guide, which followed the same techniques as those shown in the [セクション 9.1](#) section, may result in reduced performance, errant functionality, or even damage to the TPA3221 device. To simplify the power supply requirements for the system, the TPA3221 device includes a integrated low-dropout (LDO) linear regulator to create a 5V rail for AVDD and GVDD supplies. The linear regulator is internally connected to the VDD supply and its output is present on the AVDD pin, providing a connection point for an external bypass capacitors. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on these pins could cause the voltage to sag and increase noise injection, which negatively affects the performance and operation of the device.

9.3.1.2 AVDD and GVDD Supplies

AVDD and GVDD can be supplied either through the internal LDO or from external 5V power supply to power internal analog and digital circuits and the gate-drives for the output H-bridges. Proper connection, routing, and decoupling techniques are highlighted in the TPA3221 device EVM User's Guide (as well as the [セクション 9.1](#) section and [セクション 9.4.2](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3221 device EVM User's Guide, which followed the same techniques as those shown in the [セクション 9.1](#) section, may result in reduced performance, errant functionality, or even damage to the TPA3221 device.

9.3.1.3 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TPA3221 device EVM User's Guide (as well as the [セクション 9.1](#) section and [セクション 9.4.2](#) section) and must be followed as closely as possible for proper operation and performance. Due the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TPA3221 device EVM User's Guide. The lack of proper decoupling, like that shown in the EVM User's Guide, can results in voltage spikes which can damage the device, or cause poor audio performance and device shutdown faults.

9.3.1.4 BST Supply

TPA3221 has built-in bootstrap supply for each half bridge gate drive to supply the high side MOSFETs, only requiring a single capacitor per half bridge. The capacitors are connected to each half bridge output, and are charged by the GVDD supply via an internal diode while the PWM outputs are in low state. The high side gate drive is supplied by the voltage across the BST capacitor while the output PWM is high. TI recommends to place the BST capacitors close to the TPA3221 device, and to keep PCB routing traces at minimum length.


9.4 Layout

9.4.1 Layout Guidelines

- Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals.
- Maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible, since the ground pins are the best conductors of heat in the package.
- PCB layout, audio performance and EMI are linked closely together.
- Routing the audio input is kept short and together with the accompanied audio source ground.
- The small bypass capacitors on the PVDD lines is placed as close the PVDD pins as possible.
- A local ground area underneath the device is important to keep solid to minimize ground bounce.
- Orient the passive component so that the narrow end of the passive component is facing the TPA3221 device, unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads.
- Avoid placing other heat producing components or structures near the TPA3221 device.
- Avoid cutting off the flow of heat from the TPA3221 device to the surrounding ground areas with traces or via strings, especially on output side of device.

9.4.2 Layout Examples


9.4.2.1 BTL Application Printed Circuit Board Layout Example



- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces are GND copper pour (transparent on example image)
- B. **Note T1:** PVDD decoupling bulk capacitors are as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces are routed on the top layer with direct connection to the pins and without going through vias. No vias or traces are blocking the current path.
- C. **Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. **Note T3:** Heat sink needs to have a good connection to PCB ground.

図 9-4. BTL Application Printed Circuit Board - Composite


9.4.2.2 PBTL (Outputs Paralleled before LC filter) Application Printed Circuit Board Layout Example



- Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces are GND copper pour (transparent on example image)
- Note T1:** PVDD decoupling bulk capacitors are as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces are routed on the top layer with direct connection to the pins and without going through vias. No vias or traces are blocking the current path.
- Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- Note T3:** Heat sink needs to have a good connection to PCB ground.

9-5. PBTL (Outputs Paralleled before LC filter) Application Printed Circuit Board - Composite

9.4.2.3 PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board Layout Example



- A. Note: PCB layout example shows composite layout. Dark gray: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces are GND copper pour (transparent on example image)
- B. **Note T1:** PVDD decoupling bulk capacitors are as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces are routed on the top layer with direct connection to the pins and without going through vias. No vias or traces are blocking the current path.
- C. **Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. **Note T3:** Heat sink needs to have a good connection to PCB ground.

9-6. PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board - Composite

10 Device and Documentation Support

10.1 Documentation Support

- [TPA3221 & TPA3220 Setup Guide & Configuration Tool](#)
- [Multi-Device Configuration for TPA32xx Amplifiers](#)
- [High Efficiency AD \(HEAD\) Modulation](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document

10.3 Community Resources

10.4 Trademarks

Wi-Fi™ is a trademark of Wi-Fi Alliance.

すべての商標は、それぞれの所有者に帰属します。

11 Revision History

Changes from Revision B (January 2018) to Revision C (May 2025)	Page
• 機能から過電圧が削除されました.....	1
• 説明から過電圧が削除されました.....	1
• Removed OVP protection.....	7
• Removed OVP protection.....	18
• Removed OVP protection.....	30

Changes from Revision A (November 2017) to Revision B (January 2018)	Page
• Added pins OSCM, OSCP to the Interface pins in the <i>Absolute Maximun Ratings</i> table.....	11
• Changed the T _J MIN value From: 0°C To –40°C in the <i>Absolute Maximun Ratings</i> table.....	11
• Deleted T _J Junction Temperature from the <i>Recommended Operating Conditions</i> table.....	11
• Changed the capacitor on IN1_P, IN2_P and IN1_M, IN2_M From: 10μF To: 1μF in 図 9-1	32
• Changed the capacitor on IN1_P and IN1_M From: 10μF To: 1μF in 図 9-2	34
• Changed the capacitor on IN1_P and IN1_M From: 10μF To: 1μF in 図 9-3	35

Changes from Revision * (September 2017) to Revision A (November 2017)	Page
• 以下のように変更:「事前情報」から「量産データ」.....	1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPA3221DDV	Active	Production	HTSSOP (DDV) 44	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	3221
TPA3221DDV.A	Active	Production	HTSSOP (DDV) 44	35 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	3221
TPA3221DDVR	Active	Production	HTSSOP (DDV) 44	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	3221
TPA3221DDVR.A	Active	Production	HTSSOP (DDV) 44	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	3221

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3221DDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3221DDVR	HTSSOP	DDV	44	2000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPA3221DDV	DDV	HTSSOP	44	35	530	11.89	3600	4.9
TPA3221DDV.A	DDV	HTSSOP	44	35	530	11.89	3600	4.9



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



PowerPAD™ TSSOP - 1.2 mm max height

Technical drawing of a multi-pin connector assembly, showing a top view, a side view, and a detail view (DETAIL A).

Top View Dimensions:

- Overall width: 14.1 (13.9 NOTE 3)
- Pin pitch (left): 7.30 (6.72)
- Pin pitch (right): 2X (0.3) NOTE 6
- Pin pitch (bottom): 2X (0.6) NOTE 6
- Pin 1 ID AREA: 8.3 (7.9) TYP
- Exposed Thermal Pad: 4.43 (3.85)
- Pin 22 to Pin 23 distance: 6.2 (6.0)
- Pin 23 to Pin 44 distance: 44X 0.27 (0.17)
- Pin 44 to Pin 45 distance: 42X 0.635
- Pin 45 to Pin 46 distance: 2X 13.335

Side View Dimensions:

- Seating Plane: 0.1 C
- Pin 1 ID AREA: 0.1 C

DETAIL A (TYPICAL):

- Pin 1 ID AREA: 0.15 TYP
- GAGE PLANE: 0.25
- Pin 1 ID AREA: 0.75 (0.50)
- Pin 1 ID AREA: 1.2 (1.0)
- Pin 1 ID AREA: 0.15 (0.05)
- Pin 1 ID AREA: 0° - 8°

Callouts:

- A
- B
- C
- SEATING PLANE
- PIN 1 ID AREA
- EXPOSED THERMAL PAD
- SEE DETAIL A
- DETAIL A TYPICAL

Feature Callouts:

- 44X 0.635
- 2X (0.3) NOTE 6
- 2X 13.335
- 44X 0.27 (0.17)
- 0.08 (0.05) C A B

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. The exposed thermal pad is designed to be attached to an external heatsink.
6. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


DDV0044D

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4218830/A 08/2016

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDV0044D

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE :6X

4218830/A 08/2016

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月