

# TPS54320 4.5~17V入力、3A同期整流降圧型SWIFT™コンバータ

## 1 特長

- 57mΩ/50mΩのMOSFETを内蔵
- 分割電源レール: PVIN上で1.6~17V
- 200kHz~1.2MHzのスイッチング周波数
- 外部クロックに同期
- 0.8V、±1%精度の基準電圧
- シャットダウン時に2μAの低静止電流
- ヒカッパ過電流保護
- プリバイアスされた出力への単調スタートアップ
- 動作時の接合部温度範囲: -40°C~150°C
- TPS54620とピン互換
- 調整可能なスロー・スタートと電源シーケンシング
- 低電圧および過電圧監視用のパワー・グッド出力
- 可変の低電圧誤動作防止(UVLO)
- SwitcherPro™ソフトウェア・ツールでサポート
- SWIFT™ドキュメントおよびSwitcherProについては、[www.ti.com/swift](http://www.ti.com/swift)を参照
- WEBENCH® Power Designerにより、TPS54320を使用するカスタム設計を作成

## 2 アプリケーション

- ブロードバンド、ネットワーク、通信インフラストラクチャ
- 自動試験機器/医療用機器
- DSPおよびFPGAポイント・オブ・ロード (POL) アプリケーション (12Vバス動作)

## 3 概要

TPS54320は完全な機能を持つ17V、3Aの同期整流降圧型コンバータで、高い効率と、ハイサイドとローサイドのMOSFETを内蔵していることから、小型の設計に最適化されています。電流モード制御による部品数の削減と、高いスイッチング周波数によるインダクタの占有面積削減により、さらにスペースを節約できます。

出力電圧のスタートアップ・ランプはSS/TRピンにより制御されるため、スタンドアロンの電源またはトラッキング状態で動作できます。イネーブルおよびオープン・ドレインのパワーグッド・ピンを適切に構成することにより、電源シーケンシングも可能です。


ハイサイドFETにサイクル単位の電流制限を適用することで過負荷状況からデバイスを保護し、ローサイドのソース電流制限により電流暴走を防止します。あらかじめ設定された時間を超えて過電流の状態が続いた場合、ヒカッパ保護が作動します。ダイの温度がサーマル・シャットダウン温度を超えると、サーマル・シャットダウンによりデバイスがディセーブルになります。TPS54320は14ピン、3.5mm×3.5mmの熱的に強化されたVQFNパッケージで供給されます。

### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
TPS54320	VQFN (14)	3.50mm×3.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図



効率と負荷電流との関係



## 目次

1	特長	1	7.4	Device Functional Modes	21
2	アプリケーション	1	8	<b>Application and Implementation</b>	23
3	概要	1	8.1	Application Information	23
4	改訂履歴	2	8.2	Typical Application	23
5	<b>Pin Configuration and Functions</b>	3	9	<b>Power Supply Recommendations</b>	33
6	<b>Specifications</b>	4	10	<b>Layout</b>	33
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	33
6.2	ESD Ratings	4	10.2	Layout Example	34
6.3	Recommended Operating Conditions	4	11	デバイスおよびドキュメントのサポート	35
6.4	Thermal Information	5	11.1	デバイス・サポート	35
6.5	Electrical Characteristics	5	11.2	ドキュメントのサポート	35
6.6	Typical Characteristics	7	11.3	商標	35
7	<b>Detailed Description</b>	10	11.4	静電気放電に関する注意事項	35
7.1	Overview	10	11.5	Glossary	35
7.2	Functional Block Diagram	11	12	メカニカル、パッケージ、および注文情報	35
7.3	Feature Description	11			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision B (November 2014) から Revision C に変更	Page
• WEBENCH用リンクと、上端にTIリファレンス・デザイン用のナビゲーション・アイコンを追加	1
• Changed "Handling Ratings" to "ESD Ratings"; move Storage temperature to "Abs Max" table	4
• Changed $R_{\theta JA}$ from "47.2" to "42.8" °C/W; $R_{\theta JC(top)}$ from "64.8" to "39.4" °C/W; $R_{\theta JB}$ from "14.4" to "15.9" °C/W; $\psi_{JT}$ from "0.5" to "0.9" °C/W; $\psi_{JB}$ from "14.7" to "15.9" °C/W; $R_{\theta JC(bot)}$ from "3.2" to "3.9" °C/W	5
• Changed " $I_h = 3.4 \mu A$ " to " $I_h = 2.25 \mu A$ " in <a href="#">Equation 3</a>	14
• Changed "OVP threshold" to "VSENSE falling (Good) threshold of 106%" in last sentence of <a href="#">Output Overvoltage Protection (OVP)</a>	17
• Corrected pin name from SYNC to RT/CLK in <a href="#">Synchronization (CLK Mode)</a>	22


  

Revision A (September 2010) から Revision B に変更	Page
• 「取り扱い定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• Removed <i>Bill of Materials</i>	32

2010年8月発行のものから更新	Page
• 「アプリケーション」の箇条書き項目 変更	1
• Changed <a href="#">Figure 34</a> - Typical App Circuit	23
• Changed <a href="#">Figure 47</a> image with new plot	30
• Changed <a href="#">Figure 51</a> image with new plot	30
• Changed <a href="#">Figure 55</a> Thermal Signature image	31
• Added C6 to Bill of Material and changed C8 RefDes to C9 with size 1210 to match SLVU380 User's Guide BoM	32

## 5 Pin Configuration and Functions



### Pin Functions

PIN		DESCRIPTION
NAME	NO.	
RT/CLK	1	Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device; In CLK mode, the device synchronizes to an external clock.
GND	2	Return for control circuitry and low-side power MOSFET.
	3	
PVIN	4	Power input. Supplies the power switches of the power converter.
	5	
VIN	6	Supplies the control circuitry of the power converter.
VSENSE	7	Inverting input of the gm error amplifier.
COMP	8	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation to this pin.
SS/TR	9	Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.
EN	10	Enable pin. Float to enable. Adjust the input undervoltage lockout with two resistors.
PH	11	The switch node
	12	
BOOT	13	A bootstrap cap is required between BOOT and PH. The voltage on this cap carries the gate drive voltage for the high-side MOSFET.
PWRGD	14	Open-drain Power Good fault pin. Asserts low due to thermal shutdown, undervoltage, overvoltage, EN shutdown, or during slow start.
Exposed thermal PAD	15	Thermal pad of the package and signal ground. It must be soldered down for proper operation.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
Input voltage	VIN	-0.3	20	V	
	PVIN	-0.3	20	V	
	EN	-0.3	6	V	
	BOOT	-0.3	27	V	
	VSENSE	-0.3	3	V	
	COMP	-0.3	3	V	
	PWRGD	-0.3	6	V	
	SS/TR	-0.3	3	V	
	RT/CLK	-0.3	6	V	
Output voltage	BOOT-PH	0	7	V	
	PH	-1	20	V	
	PH 10-ns transient	-3	20	V	
Vdiff	GND to exposed thermal pad		-0.2	0.2	V
Source current	RT/CLK		±100	µA	
	PH	Current limit		A	
Sink current	PH	Current limit		A	
	PVIN	Current limit		A	
	COMP		±200	µA	
	PWRGD	-0.1	5	mA	
Operating junction temperature		-40	150	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage range	VIN	4.5		17	V
Power stage input voltage range	PVIN	1.6		17	V
Output current		0		3	A
Operating junction temperature, T <sub>J</sub>		-40		150	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)(2)</sup>		TPS54320	
		VQFN	
		14 PINS	
			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.8	°C/W
$R_{\theta JA}^{(3)}$	Junction-to-ambient thermal resistance <sup>(3)</sup>	32	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	15.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 150°C for best performance and long-term reliability. See power dissipation estimate in application section of this data sheet for more information.
- (3) Test board conditions:
  - (a) 2.5 inches x 2.5 inches, 4 layers, thickness: 0.062 inch
  - (b) 2-oz. copper traces located on the top of the PCB
  - (c) 2-oz. copper ground planes on the 2 internal layers and bottom layer
  - (d) 40.010-inch thermal vias located under the device package

## 6.5 Electrical Characteristics

 $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ ,  $V_{IN} = 4.5$  to  $17$  V,  $PV_{IN} = 1.6$  to  $17$  V (unless otherwise noted)







PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (VIN AND PVIN PINS)</b>					
PVIN operating input voltage		1.6		17	V
VIN operating input voltage		4.5		17	V
VIN internal UVLO threshold	VIN rising		4.0	4.5	V
VIN internal UVLO hysteresis			150		mV
VIN shutdown supply Current	EN = 0 V		2	5	μA
VIN operating – non switching supply current	VSENSE = 810 mV		600	800	μA
<b>ENABLE AND UVLO (EN PIN)</b>					
Enable threshold	Rising		1.21	1.26	V
Enable threshold	Falling	1.10	1.17		V
EN pin sourcing current EN low	EN = 1.1 V		1.15		μA
EN pin sourcing current EN high	EN = 1.3 V		3.4		μA
<b>VOLTAGE REFERENCE</b>					
Voltage reference	$0\text{ A} \leq I_{OUT} \leq 3\text{ A}$	0.792	0.800	0.808	V
<b>MOSFET</b>					
High-side switch resistance <sup>(1)</sup>	BOOT-PH = 3 V		77	116	mΩ
High-side switch resistance <sup>(1)</sup>	BOOT-PH = 6 V		57	103	mΩ
Low-side Switch Resistance <sup>(1)</sup>	VIN = 12 V		50	87	mΩ
<b>ERROR AMPLIFIER</b>					
Error amplifier Transconductance (gm)	$-2\ \mu\text{A} < I_{(COMP)} < 2\ \mu\text{A}$ , $V_{(COMP)} = 1\text{ V}$		1300		μMhos
Error amplifier dc gain	VSENSE = 0.8 V	1000	3100		V/V
Error amplifier source/sink	$V_{(COMP)} = 1\text{ V}$ , 100-mV input overdrive		±110		μA
Start switching threshold			0.25		V
COMP to Iswitch gm			12		A/V

- (1) Measured at pins

**Electrical Characteristics (continued)**
 $T_j = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN} = 4.5$  to  $17$  V,  $P_{VIN} = 1.6$  to  $17$  V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CURRENT LIMIT</b>					
High-side switch current limit threshold		4.2	6.2		A
Low-side switch sourcing current limit		3.8	5.8		A
Low-side switch sinking current limit		1	2.6		A
Hiccup wait time before triggering hiccup			512		cycles
Hiccup time before restart			16384		cycles
<b>THERMAL SHUTDOWN</b>					
Thermal shutdown		160	175		$^{\circ}\text{C}$
Thermal shutdown hysteresis			10		$^{\circ}\text{C}$
<b>TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)</b>					
Minimum switching frequency	$R_t = 240$ k $\Omega$ (1%)	160	200	240	kHz
Switching frequency	$R_t = 100$ k $\Omega$ (1%)	400	480	560	kHz
Maximum switching frequency	$R_t = 40.2$ k $\Omega$ (1%)	1080	1200	1320	kHz
Minimum pulse width			20		ns
RT/CLK high threshold				2	V
RT/CLK low threshold		0.8			V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		62		ns
Switching frequency range (RT mode set point and PLL mode)		200		1200	kHz
<b>PH (PH PIN)</b>					
Minimum on time	Measured at 90% to 90% of PH, $T_A = 25^{\circ}\text{C}$ , $I_{PH} = 2$ A		97	135	ns
Minimum off time	BOOT-PH $\geq 3$ V		0		ns
<b>BOOT (BOOT PIN)</b>					
BOOT-PH UVLO			2.1	3	V
<b>SLOW START AND TRACKING (SS/TR PIN)</b>					
SS charge current			2.3		$\mu\text{A}$
SS/TR to VSENSE matching	$V_{(SS/TR)} = 0.4$ V		29	60	mV
<b>POWER GOOD (PWRGD PIN)</b>					
VSENSE threshold	VSENSE falling (Fault)		91		% Vref
	VSENSE rising (Good)		94		% Vref
	VSENSE rising (Fault)		109		% Vref
	VSENSE falling (Good)		106		% Vref
Output high leakage	VSENSE = Vref, $V_{(PWRGD)} = 5.5$ V		30	100	nA
Output low	$I_{(PWRGD)} = 2$ mA			0.3	V
Minimum $V_{IN}$ for valid output	$V_{(PWRGD)} < 0.5$ V at 100 $\mu\text{A}$		0.6	1	V
Minimum SS/TR voltage for PWRGD valid			1.2	1.4	V

## 6.6 Typical Characteristics



Typical Characteristics (continued)




Figure 7. EN Pin Pullup Current vs Temperature




Figure 8. EN Pin UVLO Threshold vs Temperature




Figure 9. Non-Switching Operating Quiescent Current vs Input Voltage




Figure 10. Slow-Start Charge Current vs Temperature




Figure 11. (SS/TR - VSENSE) Offset vs Temperature




Figure 12. PWRGD Threshold vs Temperature

Typical Characteristics (continued)




Figure 13. High-Side Current Limit Threshold vs Input Voltage




Figure 14. Minimum Controllable On-Time vs Temperature




Figure 15. Minimum Controllable Duty Ratio vs Junction Temperature




Figure 16. BOOT-PH UVLO Threshold vs Temperature

## 7 Detailed Description

### 7.1 Overview

The device is a 17-V, 3-A, synchronous step-down (buck) converter with two integrated N-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which also simplifies external frequency compensation. The wide switching frequency of 200 to 1200 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device also has an internal phase lock loop (PLL) controlled by the RT/CLK pin that can be used to synchronize the switching cycle to the falling edge of an external system clock.

The device has been designed for safe monotonic start-up into prebiased loads. The default start up is when VIN is typically 4.0 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage UVLO with two external resistors. In addition, the EN pin can be left floating for the device to automatically start with the internal pullup current. The total operating current for the device is approximately 600  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is typically less than 2  $\mu$ A.

The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 3 A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.


The device reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by a BOOT to PH UVLO (BOOT-PH UVLO) circuit allowing PH pin to be pulled low to recharge the boot capacitor. The device can operate at 100% duty cycle, as long as the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold, which is typically 2.1 V. The output voltage can be stepped down to as low as the 0.8-V voltage reference (Vref).

The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open drain MOSFET which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage Vref and floats high when the VSENSE pin voltage is 94% to 106% of the Vref.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be attached to the pin for slow-start or critical power supply sequencing requirements.

The device is protected from output overvoltage, overload, and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the Vref. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections which help control the inductor current and avoid current runaway. If the overcurrent condition has lasted for more than the hiccup wait time, the device will shut down and restart after the hiccup time. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the slow-start circuit automatically when the junction temperature drops 10°C typically below the thermal shutdown trip point.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Fixed Frequency PWM Control

The device uses adjustable, fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference which is compared to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.

### 7.3.2 Continuous Current Mode Operation (CCM)

As a synchronous buck converter, the device normally works in CCM under all load conditions.

### 7.3.3 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system.

## Feature Description (continued)

If tied together, the input voltage for VIN and PVIN can range from 4.5 to 17 V. If using the VIN separately from PVIN, the VIN pin must be between 4.5 and 17 V, and the PVIN pin can range from as low as 1.6 to 17 V. A voltage divider connected to the EN pin can adjust either input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power up behavior.

### 7.3.4 Voltage Reference

The voltage reference system produces a precise voltage reference by scaling the output of a temperature stable bandgap circuit.

### 7.3.5 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. TI recommends to use 1% tolerance or better divider resistors. Referring to the application schematic of [Figure 34](#), start with a 10-kΩ resistor for R9 and use [Equation 1](#) to calculate R8. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R8 = \frac{V_{out} - V_{ref}}{V_{ref}} R9$$

where

- $V_{ref} = 0.8 \text{ V}$  (1)

The minimum output voltage and maximum output voltage can be limited by the minimum on time of the high-side MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. See [Minimum Output Voltage](#) and [Bootstrap Voltage \(BOOT\) and Low Dropout Operation](#) for more information.

### 7.3.6 Safe Start-up into Prebiased Outputs

The device is designed to prevent the low-side MOSFET from discharging a prebiased output. During monotonic prebiased start-up, the low-side MOSFET is not allowed to turn on until the SS/TR pin voltage is higher than the VSENSE pin voltage.

### 7.3.7 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.8-V voltage reference. The transconductance of the error amplifier is 1300 μA/V during normal operation. The frequency compensation network is connected between the COMP pin and ground.

### 7.3.8 Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents subharmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

### 7.3.9 Enable and Adjusting UVLO

The EN pin provides an electrical on/off control of the device. After the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters a low Iq state.

The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use an open-drain or open collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN pin, in split rail applications, then the EN pin can be configured as shown in [Figure 17](#), [Figure 18](#), or [Figure 19](#). When using the external UVLO function, TI recommends to set the hysteresis to be >500 mV.

### Feature Description (continued)

The EN pin has a small pullup current  $I_p$  which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by  $I_h$  after the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using Equation 2 and Equation 3.




Figure 17. Adjustable VIN UVLO




Figure 18. Adjustable PVIN UVLO,  $V_{IN} \geq 4.5 V$




Figure 19. Adjustable VIN and PVIN UVLO

$$R1 = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)}$$

## Feature Description (continued)

where

- $I_h = 2.25 \mu\text{A}$
  - $I_p = 1.15 \mu\text{A}$
  - $V_{\text{ENRISING}} = 1.21 \text{ V}$
  - $V_{\text{ENFALLING}} = 1.17 \text{ V}$
- (3)

### 7.3.10 Slow Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow-start time. The device has an internal pullup current source of  $2.3 \mu\text{A}$  that charges the external slow-start capacitor. Equation 4 shows the calculations for the slow-start time ( $t_{\text{SS}}$ , 10% to 90%) and slow-start capacitor ( $C_{\text{SS}}$ ). The voltage reference ( $V_{\text{ref}}$ ) is  $0.8 \text{ V}$  and the slow-start charge current ( $I_{\text{SS}}$ ) is  $2.3 \mu\text{A}$ .

$$t_{\text{SS}} \text{ (ms)} = \frac{C_{\text{SS}} \text{ (nF)} \times V_{\text{ref}} \text{ (V)}}{I_{\text{SS}} \text{ (\mu A)}} \quad (4)$$

When the input UVLO is triggered, the EN pin is pulled below  $1.21 \text{ V}$  or a thermal shutdown event occurs; the device stops switching and enters low current operation. At the subsequent power-up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft-start behavior.

### 7.3.11 Power Good (PWRGD)

The PWRGD pin is an open-drain output. When the VSENSE pin is between 94% and 106% of the internal voltage reference, the PWRGD pin pull-down is deasserted and the pin floats. TI recommends to use a pullup resistor between the values of  $10$  and  $100 \text{ k}\Omega$  to a voltage source that is  $5.5 \text{ V}$  or less. The PWRGD is in a defined state when the VIN input voltage is  $>1 \text{ V}$ , but with reduced current sinking capability. The PWRGD achieves full current sinking capability when the VIN input voltage is above  $4.5 \text{ V}$ .

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the input UVLO or thermal shutdown are asserted, the EN pin is pulled low, or the SS/TR pin is below  $1.2 \text{ V}$  typically.

### 7.3.12 Bootstrap Voltage (BOOT) and Low Dropout Operation

The device has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than VIN and BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be  $0.1 \mu\text{F}$ . TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of  $10 \text{ V}$  or higher because of the stable characteristics over temperature and voltage.

To improve dropout, the device is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than the BOOT-PH UVLO threshold which is typically  $2.1 \text{ V}$ . When the voltage between BOOT and PH drops below the BOOT-PH UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split input voltage rails, 100% duty cycle operation can be achieved as long as  $(V_{\text{IN}} - P_{\text{VIN}}) > 4 \text{ V}$ .

Never use a boot resistor in series with the boot capacitor on the TPS54320.

### 7.3.13 Sequencing (SS/TR)

Many of the common power-supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins.

Figure 20 shows the sequential method using two TPS54320 devices. The power good of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 21 shows the results of Figure 20.

Feature Description (continued)




Figure 20. Sequential Start-Up Sequence




Figure 21. Sequential Start-Up Using EN and PWRGD

Figure 22 shows the method implementing ratiometric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow-start time, the pullup current source must be doubled in Equation 4. Figure 23 shows the results of Figure 22.




Figure 22. Ratiometric Start-Up Sequence




Figure 23. Ratiometric Start-Up Using Coupled SS/TR Pins

Ratiometric and simultaneous power-supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 24 to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 5 and Equation 6, the tracking resistors can be calculated to initiate the Vout2 slightly before, after, or at the same time as Vout1. Equation 7 is the voltage difference between Vout1 and Vout2.

## Feature Description (continued)

To design a ratiometric start-up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 5 and Equation 6 for  $\Delta V$ . Equation 7 results in a positive number for applications where the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved. Figure 25 and Figure 26 show the results for positive  $\Delta V$  and negative  $\Delta V$  respectively.

The  $\Delta V$  variable is 0 V for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset ( $V_{ssoffset}$ , 29 mV) in the slow-start circuit and the offset created by the pullup current source ( $I_{ss}$ , 2.3  $\mu A$ ) and tracking resistors, the  $V_{ssoffset}$  and  $I_{ss}$  are included as variables in the equations. Figure 27 shows the result when  $\Delta V = 0$  V.


To ensure proper operation of the device, the calculated R1 value from Equation 5 must be greater than the value calculated in Equation 8.

$$R1 = \frac{V_{out2} + \Delta V}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \quad (5)$$


$$R2 = \frac{V_{ref} \times R1}{V_{out2} + \Delta V - V_{ref}} \quad (6)$$

$$\Delta V = V_{out1} - V_{out2} \quad (7)$$

$$R1 > 2800 \times V_{out1} - 180 \times \Delta V \quad (8)$$




**Figure 24. Ratiometric and Simultaneous Start-Up Sequence**



**Figure 25. Ratiometric Start-Up With Vout1 Leading Vout2**

**Feature Description (continued)**



**Figure 26. Ratiometric Start-Up With Vout2 Leading Vout1**

**Figure 27. Simultaneous Start-Up**

**7.3.14 Output Overvoltage Protection (OVP)**

The device incorporates an output OVP circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off to minimize output overshoot. The OVP threshold is the same as the VSENSE rising (fault) threshold of 109%. When the VSENSE voltage drops lower than the VSENSE falling (good) threshold of 106%, the high-side MOSFET is allowed to turn on at the next clock cycle.

**7.3.15 Overcurrent Protection**

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and low-side MOSFET.

**7.3.15.1 High-Side MOSFET Overcurrent Protection**

High-side MOSFET overcurrent protection is achieved by an internal current comparator that monitors the current in the high-side MOSFET on a cycle-by-cycle basis. If this current exceeds the current limit threshold, the high-side MOSFET is turned off for the remainder of that switching cycle.

During normal operation, the device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET, on a cycle-by-cycle basis. Each cycle, the switch current and the current reference generated by the COMP pin voltage are compared. When the peak switch current intersects the current reference, the high-side switch is turned off.

**7.3.15.2 Low-Side MOSFET Overcurrent Protection**

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation, the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

## Feature Description (continued)

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 512 switching cycles, the device shuts down and restarts after the hiccup time, which is set for 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

### 7.3.16 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 165°C typically.

### 7.3.17 Small Signal Model for Loop Response

Figure 28 shows an equivalent model for the device's control loop, which can be modeled in a circuit simulation program to check frequency response and transient responses. The error amplifier is a transconductance amplifier with a  $g_m$  of 1300  $\mu\text{A/V}$ . The error amplifier can be modeled using an ideal voltage controlled current source. The resistor  $R_{oea}$  (2.38 M $\Omega$ ) and capacitor  $C_{oea}$  (20.7 pF) model the open-loop gain and frequency response of the error amplifier. The 1-mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c and c/b shows the small signal responses of the power stage and frequency compensation respectively. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the  $R_L$  with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




Figure 28. Small Signal Model for Loop Response

### 7.3.18 Simple Small Signal Model for Peak Current Mode Control

Figure 29 is a simple small signal model that can be used to understand how to design the frequency compensation. The device's power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 9 and consists of a dc gain, one dominant pole, and one equivalent series resistance (ESR) zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 28) is the power stage transconductance ( $g_{m_{ps}}$ ), which is 12 A/V for the device. The DC gain of the power stage is the product of  $g_{m_{ps}}$  and the load resistance ( $R_L$ ), as shown in Equation 10 with resistive loads. As the load current increases, the DC gain decreases. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 11). The combined effect is highlighted by the dashed line in Figure 30. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes it easier to design the frequency compensation.

Feature Description (continued)




Figure 29. Simplified Small Signal Model for Peak Current Mode Control




Figure 30. Simplified Frequency Response for Peak Current Mode Control

$$\frac{V_{OUT}}{VC} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times fz}\right)}{\left(1 + \frac{s}{2\pi \times fp}\right)} \quad (9)$$

$$A_{dc} = g_{m_{ps}} \times R_L \quad (10)$$

$$fp = \frac{1}{C_O \times R_L \times 2\pi} \quad (11)$$

$$fz = \frac{1}{C_O \times R_{ESR} \times 2\pi}$$

where


- $g_{m_{ea}}$  is the GM amplifier gain (1300  $\mu A/V$ ).
- $g_{m_{ps}}$  is the power stage gain (12  $A/V$ ).
- $R_L$  is the load resistance.
- $C_O$  is the output capacitance.
- $R_{ESR}$  is the equivalent series resistance of the output capacitor. (12)

## Feature Description (continued)

### 7.3.19 Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used Type II compensation circuits and a Type III frequency compensation circuit, as shown in [Figure 31](#). In Type 2A, one additional high-frequency pole, C6, is added to attenuate high frequency noise. In Type III, one additional capacitor, C11, is added to provide a phase boost at the crossover frequency. See *Designing Type III Compensation for Current Mode Step-Down Converters (SLVA352)* for a complete explanation of Type III compensation.

The design guidelines below are provided for advanced users who prefer to compensate using the general method. The following equations only apply to designs which have ESR zero above the bandwidth of the control loop. This is usually true with ceramic output capacitors.



**Figure 31. Types of Frequency Compensation**

The general design guidelines for device loop compensation are as follows:

1. Determine the crossover frequency,  $f_c$ . A good starting point is 1/10 of the switching frequency,  $f_{sw}$ .
2. R4 can be determined by:

$$R4 = \frac{2\pi \times f_c \times V_{OUT} \times C_o}{g_{m_{ea}} \times V_{ref} \times g_{m_{ps}}}$$

where

- $g_{m_{ea}}$  is the GM amplifier gain (1300  $\mu A/V$ ).
- $g_{m_{ps}}$  is the power stage gain (12 A/V).
- $V_{ref}$  is the reference voltage (0.8 V).

(13)

3. Place a compensation zero at the dominant pole: 
$$\left( f_p = \frac{1}{C_o \times R_L \times 2\pi} \right)$$

C4 can be determined by:

$$C4 = \frac{R_L \times C_o}{R4}$$

(14)

4. C6 is optional. It can be used to cancel the zero from the ESR of the output capacitor,  $C_o$ .

$$C6 = \frac{R_{ESR} \times C_o}{R4}$$

(15)

5. Type III compensation can be implemented with the addition of one capacitor, C11. This allows for slightly higher loop bandwidths and higher phase margins. If used, C11 is calculated from [Equation 16](#).

$$C11 = \frac{1}{(2 \cdot \pi \cdot R8 \cdot f_c)}$$

(16)

## 7.4 Device Functional Modes

### 7.4.1 Adjustable Switching Frequency and Synchronization (RT/CLK)

The RT/CLK pin can be used to set the switching frequency of the device in two modes.

In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and GND. The switching frequency of the device is adjustable from 200 to 1200 kHz by using a maximum of 240 kΩ and minimum of 40.2 kΩ respectively. In CLK mode, an external clock is connected directly to the RT/CLK pin. The device is synchronized to the external clock frequency with a PLL.

The CLK mode overrides the RT mode. The device is able to detect the proper mode automatically and switch from the RT mode to CLK mode.

### 7.4.2 Adjustable Switching Frequency (RT Mode)

To determine the RT resistance for a given switching frequency, use Equation 17 or the curve in Figure 32. To reduce the solution size, one would set the switching frequency as high as possible, but consider the tradeoffs of the supply efficiency and minimum controllable on-time.

$$R_{rt}(k\Omega) = 60281 \cdot F_{sw}(kHz)^{-1.033} \quad (17)$$




Figure 32. RT Set Resistor vs Switching Frequency


### 7.4.3 Synchronization (CLK Mode)

An internal PLL has been implemented to allow synchronization between 200 kHz and 1.2 MHz, and to easily switch from RT mode to CLK mode.

To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin.

### Device Functional Modes (continued)

In applications where both RT mode and CLK mode are needed, the device can be configured as shown in [Figure 33](#). Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the RT/CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. TI does not recommend to switch from the CLK mode back to the RT mode, because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by RT resistor.



**Figure 33. Works With Both RT Mode and CLK Mode**

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS54320 device is an integrated synchronous step-down DC-DC converter. The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 3 A.

### 8.2 Typical Application

The application schematic of Figure 34 was developed to meet the requirements. This circuit is available as the TPS54320EVM-513 evaluation module. The design procedure is provided in the following sections.



**Figure 34. Typical Application Circuit**

#### 8.2.1 Design Requirements

This example details the design of a high-frequency switching regulator using ceramic output capacitors. A few parameters must be known to start the design process. These parameters are typically determined at the system level. For this example, start with the following known parameters:

**Table 1. Design Parameters**

PARAMETER	VALUE
Output voltage	3.3 V
Output current	3 A
Transient response 0.75-A (25%) load step	$\Delta V_{OUT} = 4\%$
Input voltage	12 V nominal, 8 to 17 V
Output voltage ripple	1% (33 mV <sub>pp</sub> )
Start input voltage (rising Vin)	6.806 V
Stop input voltage (falling Vin)	4.824 V
Switching frequency	480 kHz

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS54320 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2.2.2 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce a smaller solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes additional switching losses, which negatively impact the converter's efficiency and thermal performance. In this design, a moderate switching frequency of 480 kHz is selected to achieve both a small solution size and a high-efficiency operation. This frequency is set using the resistor at the RT/CLK pin (R3). Using [Equation 17](#), the resistance required for a switching frequency of 480 kHz is 102 kΩ. A 100-kΩ resistor is used for this design.

### 8.2.2.3 Output Inductor Selection

To calculate the value of the output inductor, [Equation 18](#) is used. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Usually, the inductor ripple value is at the discretion of the designer; however, KIND is normally from 0.2 to 0.4 for the majority of applications.

$$L1 = \frac{V_{inmax} - V_{out}}{I_{out} \cdot KIND} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (18)$$

For this design example using KIND = 0.3, the inductor value is calculated to be 6.2 μH. The nearest standard value of 6.8 μH was chosen. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The inductor ripple current, RMS current, and peak inductor current can be found from [Equation 19](#), [Equation 20](#), and [Equation 21](#).

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (19)$$

$$I_{Lrms} = \sqrt{I_{out}^2 + \frac{1}{12} \cdot \left( \frac{V_{out} \cdot (V_{inmax} - V_{out})}{V_{inmax} \cdot L1 \cdot f_{sw}} \right)^2} \quad (20)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (21)$$

For this design, the inductor ripple current is 815 mA, the RMS inductor current is 3.01 A, and the peak inductor current is 3.41 A. A 6.8-μH TDK VLP8040 series inductor was chosen for its small size and low DCR. It has a saturation current rating of 3.6 A and a RMS current rating of 4 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### 8.2.2.4 Output Capacitor Selection

The three primary considerations for selecting the value of the output capacitor are:

- Minimum capacitance to meet the load transient requirement
- Minimum capacitance to meet the output voltage ripple requirement
- Maximum ESR to meet the output voltage ripple requirement

The output capacitor must be selected based on the most stringent of these three criteria.

The first criterion is the desired response to a large change in the load current. The output capacitor needs to supply the load with current when the regulator cannot. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 22 shows the minimum output capacitance necessary to accomplish this.

$$C_o > \frac{2 \cdot \Delta I_{out}}{f_{sw} \cdot \Delta V_{out}}$$

where

- $\Delta I_{out}$  is the change in output current.
- $f_{sw}$  is the regulator's switching frequency.
- $\Delta V_{out}$  is the allowable change in the output voltage. (22)

For this example, the transient load response is specified as a 4% change in  $V_{out}$  for a load step of 0.75 A. Using these numbers ( $\Delta I_{OUT} = 0.75$  A and  $\Delta V_{out} = 0.04 \times 3.3 = 0.132$  V) gives a minimum capacitance of 23.7  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 23 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{sw}$  is the switching frequency,  $V_{ripple}$  is the maximum allowable output voltage ripple, and  $I_{ripple}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 33 mV. Under this requirement, Equation 23 yields 6.4  $\mu$ F.

$$C_o > \frac{1}{8 \cdot f_{sw}} \cdot \frac{1}{\frac{V_{ripple}}{I_{ripple}}} \quad (23)$$

Equation 24 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 24 indicates the ESR should be less than 40 m $\Omega$ . In this case, the ESR of the ceramic capacitor is much smaller than 40 m $\Omega$ .

$$Resr < \frac{V_{ripple}}{I_{ripple}} \quad (24)$$

The capacitance of ceramic capacitors is highly dependent on the DC output voltage. Equation 25 is used to select output capacitors based on their voltage rating. For 6.3-V ceramic capacitors, the minimum capacitance that meets the load step specification is 49.7  $\mu$ F. For this example, one 47- $\mu$ F, 6.3-V, X5R ceramic capacitor with 4 m $\Omega$  of ESR is used.

$$C = \frac{(C_{eff} \times V_{rating})}{(V_{rating} - V_{out})} \quad (25)$$

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. The designer must specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. Equation 26 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 26 yields 235 mA.

$$I_{\text{corms}} = \frac{V_{\text{out}} \cdot (V_{\text{inmax}} - V_{\text{out}})}{\sqrt{12} \cdot V_{\text{inmax}} \cdot L1 \cdot f_{\text{sw}}} \quad (26)$$

### 8.2.2.5 Input Capacitor Selection

The TPS54320 requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of 4.7  $\mu\text{F}$  on each input voltage rail. In some applications, additional bulk capacitance may also be required for the PVIN input. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54320. The input ripple current for this design, using Equation 27, is 1.48 A.

$$I_{\text{cirms}} = I_{\text{out}} \cdot \sqrt{\frac{V_{\text{out}}}{V_{\text{inmin}}} \cdot \frac{(V_{\text{inmin}} - V_{\text{out}})}{V_{\text{inmin}}}} \quad (27)$$

The value of a ceramic capacitor varies significantly over both temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because of the high capacitance to volume ratio and stability over temperature. The capacitance value of a capacitor decreases as the DC bias across it increases. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this example, two 4.7- $\mu\text{F}$  25-V capacitors were used in parallel as the VIN and PVIN inputs are tied together, so the TPS54320 may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 28. Using the design example values,  $I_{\text{outmax}} = 3 \text{ A}$ ,  $C_{\text{IN}} = 9.4 \mu\text{F}$ ,  $f_{\text{sw}} = 480 \text{ kHz}$ , Equation 28 yields an input voltage ripple of 166 mV.

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \cdot 0.25}{C_{\text{in}} \cdot f_{\text{sw}}} \quad (28)$$

### 8.2.2.6 Slow-Start Capacitor Selection

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is large and requires a large amount of current to charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may either make the TPS54320 reach the current limit or the excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using Equation 29. The example circuit has the soft-start time set to an arbitrary value of 3.5 ms, which requires a 10-nF capacitor. In the TPS54320,  $I_{\text{ss}}$  is 2.3  $\mu\text{A}$  and  $V_{\text{ref}}$  is 0.8 V.

$$C5(\text{nF}) = \frac{T_{\text{ss}}(\text{ms}) \times I_{\text{ss}}(\mu\text{A})}{V_{\text{ref}}(\text{V})} \quad (29)$$

### 8.2.2.7 Bootstrap Capacitor Selection

A 0.1- $\mu\text{F}$  ceramic capacitor must be connected between the BOOT to PH pin for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

### 8.2.2.8 UVLO Set Point

The UVLO can be adjusted using the external voltage divider network of R1 and R2. R1 is connected between VIN and the EN pin of the TPS54320 and R2 is connected between EN and GND. The UVLO has two thresholds, one for power-up when the input voltage is rising and one for power-down or brownouts when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 6.806 V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.824 V (UVLO stop or disable). Equation 2 and Equation 3 can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified, the nearest standard resistor value for R1 is 511 kΩ and for R2 is 100 kΩ.

### 8.2.2.9 Output Voltage Feedback Resistor Selection

The resistor divider network, R8 and R9, is used to set the output voltage. For this example design, 10 kΩ was selected for R9. Using Equation 30, R8 is calculated as 31.25 kΩ. The nearest standard 1% resistor is 31.6 kΩ.

$$R8 = \frac{V_{out} - V_{ref}}{V_{ref}} R9 \quad (30)$$

#### 8.2.2.9.1 Minimum Output Voltage

Due to the internal design of the TPS54320, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.8 V. Above 0.8 V, the output voltage may be limited by the minimum controllable on-time. The minimum output voltage in this case is given by Equation 31.

$$V_{OUTmin} = \text{Otime}_{min} \times F_{smax} (V_{INmax} + I_{OUTmin} (R_{DS2min} - R_{DS1min})) - I_{OUTmin} (R_L + R_{DS2min})$$

where

- $V_{OUTmin}$  = Minimum achievable output voltage
- $\text{Otime}_{min}$  = Minimum controllable on-time (135 ns maximum)
- $F_{smax}$  = Maximum switching frequency including tolerance
- $V_{INmax}$  = Maximum input voltage
- $I_{OUTmin}$  = Minimum load current
- $R_{DS1min}$  = Minimum high-side MOSFET on resistance (57 mΩ typical)
- $R_{DS2min}$  = Minimum low-side MOSFET on resistance (50 mΩ typical)
- $R_L$  = Series resistance of output inductor

### 8.2.2.10 Compensation Component Selection

There are several industry techniques used to compensate DC/DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60° and 90°. The method presented here ignores the effects of the slope compensation that is internal to the TPS54320. Since the slope compensation is ignored, the actual crossover frequency is usually lower than the crossover frequency used in the calculations. Use SwitcherPro software for a more accurate design.

Type III compensation is used to achieve a high-bandwidth, high-phase margin design. This design targets a crossover frequency (bandwidth) of 48 kHz (1/10 of the switching frequency). Using Equation 32 and Equation 33, the power stage pole and zero are calculated at 6.46 and 1778 kHz, respectively. For the output capacitance,  $C_O$ , use a derated value of 22.4 μF.

$$f_{pmod} = \frac{I_{out}}{2 \cdot \pi \cdot V_{out} \cdot C_O} \quad (32)$$

$$f_{zmod} = \frac{1}{2 \cdot \pi \cdot \text{RESR} \cdot C_O} \quad (33)$$

Now the compensation components can be calculated. First, calculate the value for R4 which sets the gain of the compensated network at the crossover frequency. Use Equation 34 to determine the value of R4.

$$R4 = \frac{2\pi \cdot f_c \cdot V_{out} \cdot C_O}{g_{m_{ea}} \cdot V_{ref} \cdot g_{m_{ps}}} \quad (34)$$

Next calculate the value of C4. Together with R4, C4 places a compensation zero at the modulator pole frequency. Use Equation 35 to determine the value of C4.

$$C4 = \frac{V_{out} \cdot C_o}{I_{out} \cdot R4} \quad (35)$$

Using Equation 34 and Equation 35, the standard values for R4 and C4 are 1.78 kΩ and 0.015 μF. The next higher standard value for C4 is selected to give a compensation zero that is slightly lower in frequency than the power stage pole.

To provide a zero around the crossover frequency to boost the phase at crossover, a capacitor (C11) is added parallel to R8. The value of this capacitor is given by Equation 36. The nearest standard value for C11 is 100 pF.



$$C11 = \frac{1}{2 \cdot \pi \cdot R8 \cdot f_c} \quad (36)$$

Use of the feed-forward capacitor, C11, creates a low-AC impedance path from the output voltage to the VSENSE input of the IC that can couple noise at the switching frequency into the control loop. TI does not recommend use of a feed-forward capacitor for high-output voltage ripple designs (greater than 15-mV peak to peak at the VSENSE input) operating at duty cycles of less than 30%. When using the feed-forward capacitor, C11, always limit the closed loop bandwidth to no more than 1/10 of the switching frequency,  $f_{sw}$ .

An additional high-frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R4 and C4. Equation 37 gives the pole frequency. This pole is set at roughly half of the switching frequency (of 480 kHz) by use of a 330-pF capacitor for C6. This helps attenuate any high-frequency signals that might couple into the control loop.

$$f_p = \frac{1}{2 \cdot \pi \cdot R4 \cdot C6} \quad (37)$$

### 8.2.3 Application Curves






Figure 37. Start-Up With VIN (No Load)




Figure 38. Start-Up With EN (1.1-Ω Load)




Figure 39. Start-Up With EN (No Load)




Figure 40. Start-Up With Prebias on VIN (1.1-Ω Load)




Figure 41. Start-Up and Shutdown With Prebias on EN (1.1-Ω Load)




Figure 42. Shutdown With VIN (1.1-Ω Load)




Figure 43. Shutdown With EN (1.1- $\Omega$  Load)




Figure 44. Output Voltage Ripple (1.1- $\Omega$  Load)




Figure 45. Input Voltage Ripple (1.1- $\Omega$  Load)




Figure 46. Overcurrent Hiccup Mode




Figure 47. Closed Loop Response




Figure 48. Line Regulation




Figure 49. Load Regulation




Figure 50. Tracking Performance




Figure 51. Maximum Ambient Temperature vs Load Current




Figure 52. Maximum Ambient Temperature vs IC Power Dissipation




Figure 53. Junction Temperature vs IC Power Dissipation





Figure 54. Efficiency vs Load Current



VIN = 12 V      VOUT = 3.3 V / 3 A  
 T<sub>A</sub> = Room temperature

**Figure 55. Thermal Signature of TPS54320EVM-513**

## 9 Power Supply Recommendations

The TPS54320 is designed to operate from an input voltage supply range between 4.5 and 17 V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7  $\mu\text{F}$  (after derating) ceramic capacitor, type X5R or better from PVIN to GND, and from VIN to GND. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, in addition to bulk capacitance if the TPS54320 device is located more than a few inches away from its input power supply. In systems with an auxiliary power rail available, the power stage input, PVIN, and the analog power input, VIN, may operate from separate input supplies. See [Figure 56](#) (layout recommendation) for recommended bypass capacitor placement.

## 10 Layout

### 10.1 Layout Guidelines

Layout is a critical portion of good power supply design. See [Figure 56](#) for a PCB layout example. The top layer contains the main power traces for VIN, VOUT, and the PH node. Also on the top layer are connections for the remaining pins of the TPS54320 and a large top-side area filled with ground. The top layer ground area should be connected to the internal ground layer or layers using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS54320 device to provide a thermal path from the exposed thermal pad land to ground. The GND pin should be tied directly to the exposed thermal pad under the IC.

For operation at full-rated load, the top-side ground area together with the internal ground plane must provide adequate heat dissipating area. Several signals paths conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the PVIN pin should be bypassed to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric. Take care to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections. The VIN pin must also be bypassed to ground using a low-ESR ceramic capacitor with X5R or X7R dielectric. Make sure to connect this capacitor to the quiet analog ground trace rather than the power ground trace of the PVIN bypass capacitor.

Because the PH connection is the switching node, the output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components should be grounded to the analog ground path as shown. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts. However, this layout has been shown to produce good results and is meant as a guideline.

The estimated PCB area for the components used in the design of [Figure 34](#) is 0.35 in<sup>2</sup> (227 mm<sup>2</sup>). This area does not include test points or connectors.

## 10.2 Layout Example




Figure 56. PCB Layout

## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、TPS54320デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧( $V_{IN}$ )、出力電圧( $V_{OUT}$ )、出力電流( $I_{OUT}$ )の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他のソリューションと比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

ほとんどの場合、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
- 設計のレポートをPDFで印刷し、同僚と設計を共有する。

WEBENCHツールの詳細は、[www.ti.com/WEBENCH](http://www.ti.com/WEBENCH)でご覧になれます。

### 11.2 ドキュメントのサポート

Type II および Type III 周波数補償回路の詳細については、『[電流モード降圧型コンバータ用の Type III 補償の設計](#)』(SLVA352) および『[デザイン・カリキュレータ](#)』(SLVC219) を参照してください。

### 11.3 商標

SwitcherPro, SWIFT are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.5 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS54320RHRLR</a>	Active	Production	VQFN (RHL)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLR.A	Active	Production	VQFN (RHL)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLR.B	Active	Production	VQFN (RHL)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLRG4	Active	Production	VQFN (RHL)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLRG4.A	Active	Production	VQFN (RHL)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLRG4.B	Active	Production	VQFN (RHL)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
<a href="#">TPS54320RHRLT</a>	Active	Production	VQFN (RHL)   14	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLT.A	Active	Production	VQFN (RHL)   14	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320
TPS54320RHRLT.B	Active	Production	VQFN (RHL)   14	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54320

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54320RHLR	VQFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54320RHLR	VQFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54320RHLR	VQFN	RHL	14	3000	330.0	12.4	3.8	3.8	1.1	8.0	12.0	Q1
TPS54320RHRLRG4	VQFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54320RHRLT	VQFN	RHL	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54320RHLR	VQFN	RHL	14	3000	346.0	346.0	33.0
TPS54320RHLR	VQFN	RHL	14	3000	353.0	353.0	32.0
TPS54320RHLR	VQFN	RHL	14	3000	338.0	355.0	35.0
TPS54320RHLRG4	VQFN	RHL	14	3000	346.0	346.0	33.0
TPS54320RHLT	VQFN	RHL	14	250	210.0	185.0	35.0




# EXAMPLE BOARD LAYOUT

RHL0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4228405/A 01/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sl原因271](http://www.ti.com/lit/sl原因271)).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHL0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 79% PRINTED COVERAGE BY AREA  
 SCALE: 25X

4228405/A 01/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月