


TPS563207 4.3V~17V 入力、3A、同期整流式降圧コンバータ、SOT563 パッケージ

1 特長

- 95mΩ および 55mΩ の FET を内蔵した 3A コンバータ
- D-CAP2™ モード制御による高速過渡応答
- 入力電圧範囲：4.3 V ~ 17 V
- 出力電圧範囲 0.806 V ~ 7 V
- 連続電流モード (FCCM モード)
- 580kHz (標準値) のスイッチング周波数
- 低いシャットダウン電流：3μA 未満
- 帰還電圧精度：2% (25°C)
- プリバイアス機能に対応
- サイクル単位の過電流制限
- ヒカップ・モードによる過電流保護
- 非ラッチ UVP および TSD 保護
- 固定ソフト・スタート：1.2ms

2 アプリケーション

- デジタル・セットトップ・ボックス (STB)
- テレビ向け SMPS 電源
- スマート・スピーカ
- 有線ネットワーク
- 監視機器



Copyright © 2019, Texas Instruments Incorporated

概略回路図

3 概要

TPS563207 は単純で使いやすい 3A 同期整流式降圧コンバータで、SOT563 パッケージに搭載されています。

このデバイスは最小限の外付け部品で動作するように最適化されています。


このスイッチ・モード電源 (SMPS) デバイスは、D-CAP2™ モード制御を採用し、高速の過渡応答を実現します。また、特殊ポリマーなど ESR (等価直列抵抗) の低い出力コンデンサと、超低 ESR のセラミック・コンデンサの両方を、外部補償部品なしでサポートします。

TPS563207 は FCCM モードで動作することで、軽負荷時でもリップルを小さいまま維持できます。TPS563207 は 6 ピンの 1.6mm × 1.6mm SOT563 (DRL) パッケージで供給され、接合部温度 -40°C ~ 125°C で動作が規定されています。

製品情報

型番	パッケージ ⁽¹⁾ (1ページ)	本体サイズ (公称)
TPS563207	SOT563	1.60mm×1.60mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



TPS563207 の効率

3207



Table of Contents

1 特長	1	8.3 Feature Description.....	10
2 アプリケーション	1	8.4 Device Functional Modes.....	11
3 概要	1	9 Application and Implementation	12
4 Revision History	2	9.1 Application Information.....	12
5 Device Comparison Table	2	9.2 Typical Application.....	12
6 Pin Configuration and Functions	3	10 Power Supply Recommendations	16
Pin Functions.....	3	11 Layout	17
7 Specifications	4	11.1 Layout Guidelines.....	17
7.1 Absolute Maximum Ratings.....	4	11.2 Layout Example.....	17
7.2 ESD Ratings.....	4	12 Device and Documentation Support	18
7.3 Recommended Operating Conditions.....	4	12.1 Receiving Notification of Documentation Updates..	18
7.4 Thermal Information.....	4	12.2 Support Resources.....	18
7.5 Electrical Characteristics.....	6	12.3 Trademarks.....	18
7.6 Typical Characteristics.....	7	12.4 Electrostatic Discharge Caution.....	18
8 Detailed Description	10	12.5 Glossary.....	18
8.1 Overview.....	10	13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram.....	10	Information	18


4 Revision History

DATE	REVISION	NOTES
September 2020	*	Initial release

5 Device Comparison Table

PART NUMBER	WORK MODE IN LIGHT LOADING
TPS563207	FCCM
TPS563202	ECO

6 Pin Configuration and Functions



6-1. 6-Pin SOT563 DRL Package (Top View)

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VIN	1	I	Input voltage supply pin
SW	2	O	Switch node connection between high-side NFET and low-side NFET
GND	3	—	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive FB to this GND at a single point.
BST	4	O	Supply input for the high-side NFET gate drive circuit. Connect 0.1- μ F capacitor between BST and SW pin.
EN	5	I	Enable input control. Active high and must be pulled up to enable the device.
FB	6	I	Converter feedback input. Connect to output voltage with feedback resistor divider.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN, EN	−0.3	19	V
	BST	−0.3	25	V
	BST (10 ns transient)	−0.3	27	V
	BST (vs SW)	−0.3	6.5	V
	FB	−0.3	6.5	V
	SW	−2	19	V
	SW (10 ns transient)	−3.5	21	V
Operating junction temperature, T _J		−40	150	°C
Storage temperature, T _{stg}		−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Supply input voltage range	4.3		17	V
V _I	Input voltage range	BST		23	V
		BST (10 ns transient)		26	
		BST (vs SW)		6	
		EN		17	
		FB		5.5	
		SW		17	
		SW (10 ns transient)		20	
T _J	Operating junction temperature	−40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS563207	UNIT
		DRL	
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	137.0	°C/W
R _{θJA_effective}	Junction-to-ambient thermal resistance with TI EVM board ⁽²⁾	65.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	43.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	22.0	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W

THERMAL METRIC ⁽¹⁾	TPS563207	UNIT
	DRL	
	6 PINS	
Ψ_{JB} Junction-to-board characterization parameter	21.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) This $R_{\theta JA_effective}$ is tested on TPS563207EVM board (2 layer, copper thickness is 2 oz) at $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 3\text{ A}$, $T_A = 25^\circ\text{C}$.

7.5 Electrical Characteristics


$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 12\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I _{VIN}	Operating – non-switching supply current	V _{IN} current, EN = 5 V, V _{FB} = 1 V		590	750	μA
I _{VINSDN}	Shutdown supply current	V _{IN} current, EN = 0 V		1	3	μA
LOGIC THRESHOLD						
V _{ENH}	EN high-level input voltage	EN		1.35	1.6	V
V _{ENL}	EN low-level input voltage	EN	0.9	1.05		V
R _{EN}	EN pin resistance to GND	V _{EN} = 12 V	225	400	900	kΩ
V _{FB} VOLTAGE						
V _{FBTH}	V _{FB} threshold voltage	T _A = 25°C	790	806	822	mV
I _{FB}	V _{FB} input current	V _{FB} = 1 V		0	±0.1	μA
MOSFET						
R _{DS(on)h}	High-side switch resistance	T _A = 25°C, V _{BST} – SW = 5.5 V		95		mΩ
R _{DS(on)l}	Low-side switch resistance	T _A = 25°C		57		mΩ
CURRENT LIMIT						
I _{ocl}	Low side current limit	Inductor valley current set point.	3.3	4.4	5.6	A
I _{Nocl_I_sink}	Low side FET sink current limit	Inductor Negative valley current set point.	1	1.5	2	A
THERMAL SHUTDOWN						
T _{SDN}	Thermal shutdown threshold ⁽¹⁾	Shutdown temperature		172		°C
		Hysteresis		37		
ON-TIME TIMER CONTROL						
t _{OFF(MIN)}	Minimum off time	V _{FB} = 0.5 V		220	310	ns
SOFT START						
T _{ss}	Soft-start time	Internal soft-start time , test Vout from 10% to 90%		1.2		ms
FREQUENCY						
F _{sw}	Switching frequency	V _O = 1.05 V		580		kHz
OUTPUT UNDERVOLTAGE						
V _{UVP}	Output UVP threshold	Hiccup detect (H > L)		65%		
T _{HICCUP_WAIT}	Hiccup on time			2.2		ms
T _{HICCUP_RE}	Hiccup time before restart			18.3		ms
UVLO						
UVLO	UVLO threshold	Wake up VIN voltage		4.0	4.3	V
		Shutdown VIN voltage	3.3	3.6		
		Hysteresis VIN voltage		0.4		


(1) Not production tested.

7.6 Typical Characteristics


$V_{IN} = 12\text{ V}$ (unless otherwise noted)




7-1. Supply Current vs Junction Temperature




7-2. FB Voltage vs Junction Temperature




7-3. EN Pin EN Off Voltage vs Junction Temperature









7-4. EN Pin EN On Voltage vs Junction Temperature




7-5. High-Side R_{ds-On} vs Junction Temperature




7-6. Low-Side R_{ds-On} vs Junction Temperature


Figure 7-7. Switching Frequency vs Input Voltage

Figure 7-8. Switching Frequency vs Output Current

Figure 7-9. $V_{OUT} = 0.95\text{-V}$ Efficiency, $L = 1.5\text{ }\mu\text{H}$

Figure 7-10. $V_{OUT} = 1.05\text{-V}$ Efficiency, $L = 1.5\text{ }\mu\text{H}$

Figure 7-11. $V_{OUT} = 1.5\text{-V}$ Efficiency, $L = 2.2\text{ }\mu\text{H}$

Figure 7-12. $V_{OUT} = 1.8\text{-V}$ Efficiency, $L = 2.2\text{ }\mu\text{H}$



7-13. $V_{OUT} = 3.3\text{-V}$ Efficiency, $L = 3.3\text{ }\mu\text{H}$




7-14. $V_{OUT} = 5\text{-V}$ Efficiency, $L = 4.7\text{ }\mu\text{H}$

8 Detailed Description

8.1 Overview

The TPS563207 is a 3-A synchronous buck converter. The proprietary D-CAP2 mode control supports low-ESR output capacitors, such as specialty polymer capacitors and multi-layer ceramic capacitors, without complex external compensation circuits. The fast transient response of D-CAP2 mode control can reduce the output capacitance required to meet a specific level of performance.

8.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS563207 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 mode control. The D-CAP2 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal one-shot timer expires. This one-shot duration is set proportionally to the converter input voltage, V_{IN} , and inversely proportional to the output voltage, V_O , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2 mode control.

8.3.2 Soft Start and Pre-Biased Soft Start

The TPS563207 has an internal 1.2-ms soft start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at start-up, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage V_{FB} . This scheme ensures that the converters ramp up smoothly into regulation point.

8.3.3 Current Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{in} , V_{out} , the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{out} . If the monitored current is above the OCL level, the converter keeps the low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current can be higher than the current available from the converter. This can cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it. The device will then shut down after the UVP delay time (typically 24 μ s) and re-start after the hiccup time (typically 18.3 ms).

When the overcurrent condition is removed, the output voltage returns to the regulated value.

The TPS563207 also implements the negative overcurrent protection which can prevent inductor current run away. When the inductor valley current hits the negative overcurrent threshold, the low-side FET will turn off, then high-side FET will turn on.

8.3.4 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than the UVLO threshold voltage, the device is shut off. This protection is non-latching.

8.3.5 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 172°C), the device is shut off. This is a non-latch protection.

8.4 Device Functional Modes

8.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS563207 can operate in their normal switching modes. In continuous conduction mode (CCM), the TPS563207 operates at a quasi-fixed frequency of 580 kHz.

8.4.2 Standby Operation

The TPS563207 can be placed in standby mode by asserting the EN pin low. In standby mode, high side and low side both turn off, and I_q is less than 3 μ A.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS563207 device is a typical buck DC-DC converter. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 3 A. The following design procedure can be used to select component values for the TPS563207. This section presents a simplified discussion of the design process.

9.2 Typical Application

The application schematic in [Figure 9-1](#) was developed to meet the previous requirements. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

[Figure 9-1](#) shows the TPS563207 4.3-V to 17-V input, 1.05-V output converter schematics.




Figure 9-1. TPS563207 1.05-V/3-A Reference Design

9.2.1 Design Requirements

表 9-1 shows the design parameters for this application.

表 9-1. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range	4.3 to 17 V
Output voltage	1.05 V
Transient response, 1.5-A load step	$\Delta V_{out} = \pm 5\%$
Input ripple voltage	100 mV
Output ripple voltage	20 mV
Output current rating	3 A
Operating frequency	580 kHz

9.2.2 Detailed Design Procedure

9.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Start by using 式 1 to calculate V_{OUT} .

To improve efficiency at very light loads, consider using larger value resistors. Too high of resistance will be more susceptible to noise and voltage errors from the FB input current will be more noticeable.

$$V_{out} = 0.806 \times (1 + R_{FBT}/R_{FBB}) \quad (1)$$

9.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_P = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}} \quad (2)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of 式 2 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement, use the values recommended in 表 9-2.

表 9-2. Recommended Component Values

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	TYP L1 (μH)	C8 + C9 (μF)			CFF(pF)
				MIN	TYP	MAX	
0.85	0.55	10.0	1.5	20	44	110	-
0.9	1.2	10.0	1.5	20	44	110	-
1	2.4	10.0	1.5	20	44	110	-
1.05	3	10.0	1.5	20	44	110	-
1.2	4.9	10.0	2.2	20	44	110	-
1.5	8.6	10.0	2.2	20	44	110	-
1.8	12.3	10.0	2.2	20	44	110	-
2.5	21	10.0	2.2	20	44	110	10-220
3.3	31	10.0	3.3	20	44	110	10-220
5	52	10.0	4.7	20	44	110	10-220

表 9-2. Recommended Component Values (continued)

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	TYP L1 (μH)	C8 + C9 (μF)			CFF(pF)
				MIN	TYP	MAX	
6.5	70.5	10.0	6.8	20	44	110	10-220

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using 式 3, 式 4, and 式 5. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}} \quad (3)$$

$$I_{PEAK} = I_O + \frac{I_{P-P}}{2} \quad (4)$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{P-P}^2} \quad (5)$$

The selection of minimum inductor must keep I_{P-P} smaller than 2 A.

For this design example, the calculated peak current is 3.68 A and the calculated RMS current is 3.03 A. The inductor used is a WE 74437349015.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS563207 is intended for use with ceramic or other low-ESR capacitors. Recommended values range from 20 μF to 68 μF. Use 式 6 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}} \quad (6)$$

For this design, two MuRata GRM21BR61A226ME44L 22-μF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

9.2.2.3 Input Capacitor Selection


The TPS563207 requires an input decoupling capacitor and a bulk capacitor, depending on the application. TI recommends a ceramic capacitor over 10 μF for the decoupling capacitor. A 0.1-μF capacitor (C3) from pin 3 to ground is suggested to add to filtering high frequency noise. The capacitor voltage rating needs to be greater than the maximum input voltage.

9.2.2.4 Bootstrap Capacitor Selection


A 0.1-μF ceramic capacitor must be connected between the BST to SW pin for proper operation. TI recommends to use a ceramic capacitor.

9.2.3 Application Curves


Below waveforms are tested at $V_{IN} = 12\text{ V}$, unless otherwise noted.




9-2. Load Regulation with Different Loading




9-3. Load Regulation with Different Input Voltage




9-4. Input Voltage Ripple $I_{out} = 3\text{ A}$









9-5. Hiccup (Short Vout Test)



9-6. Output Voltage Ripple, $I_{out} = 10\text{ mA}$



9-7. Output Voltage Ripple, $I_{out} = 3\text{ A}$


图 9-8. Transient Load Response, Iout = 0.3 to 2.7 A

图 9-9. Transient Load Response, Iout = 1.5 to 3 A

图 9-10. Start-Up Relative to EN

图 9-11. Shutdown Relative to EN

图 9-12. Start Up Relative to VIN

图 9-13. Shutdown Relative to VIN

10 Power Supply Recommendations


The TPS563207 is designed to operate from input supply voltage in the range of 4.3 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 75%. Using that criteria, the minimum recommended input voltage is $V_O / 0.75$.

11 Layout

11.1 Layout Guidelines

1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
3. Provide sufficient vias for the input capacitor and output capacitor.
4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
5. Do not allow switching current to flow under the device.
6. A separate VOUT path should be connected to the upper feedback resistor.
7. Make a Kelvin connection to the GND pin for the feedback path.
8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
9. The trace of the FB node should be as small as possible to avoid noise coupling.
10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

11.2 Layout Example



- VIA (Connected to GND plane at bottom layer)
- ⊙ VIA (Connected to SW)

11-1. TPS563207 Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.3 Trademarks

D-CAP2™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




PACKAGE OUTLINE

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE




4223266/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT**DRL0006A****SOT - 0.6 mm max height**

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:30X



SOLDEMASK DETAILS

4223266/A 09/2016

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com

EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4223266/A 09/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS563207DRLR	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	Call TI Sn	Level-1-260C-UNLIM	-40 to 125	3207
TPS563207DRLR.A	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3207

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS563207DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3
TPS563207DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS563207DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS563207DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0



4223266/F 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD

EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:30X



SOLDERMASK DETAILS

4223266/F 11/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4223266/F 11/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月