













**TPS61087** 

JAJS462E -MAY 2008-REVISED MAY 2019

# TPS61087 3.2A スイッチ搭載、650kHz、1.2MHz、18.5V 昇圧 DC/DC コ ンバータ

## 1 特長

- 入力電圧範囲:2.5V~6V
- スイッチ電流 3.2A の 18.5V 昇圧コンバータ
- 選択可能なスイッチング周波数:650kHz、 1.2MHz
- 調整可能なソフトスタート
- サーマル・シャットダウン
- 低電圧誤動作防止
- 10 ピン QFN および薄型 QFN パッケージ

## 2 アプリケーション

- ハンドヘルド機器
- GPS レシーバ
- デジタル・スチル・カメラ
- 携帯用アプリケーション
- DSL モデム
- PCMCIA カード
- TFT LCD バイアス電源

## 3 概要


TPS61087 は高周波数、高効率の DC/DC コンバータで、3.2A、0.13Ω の電力スイッチを内蔵し、最大 18.5V の出力電圧を供給可能です。650kHz または 1.2MHz の周波数を選択可能なため、小型の外部インダクタおよびコンデンサを使用でき、高速な過渡応答が得られます。また、外部補償により、個々の条件に対してアプリケーションを最適化できます。ソフトスタート・ピンにコンデンサを接続することで、スタートアップ時の突入電流を最小限に抑えられます。

#### 製品情報(1)

型番	パッケージ	本体サイズ(公称)	
TDC04007	VSON (10)	2.00	
TPS61087	WSON (10)	3.00mm×3.00mm	

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

#### 概略回路図



**Page** 



٠,

1	特長1	7.4 Device Functional Modes	10
2	アプリケーション1	8 Application and Implementation	11
3	概要1	8.1 Application Information	11
4	改訂履歴	8.2 Typical Application	
5	Pin Configuration and Functions 4	8.3 System Examples	17
6	Specifications4	9 Power Supply Recommendations	22
٠	6.1 Absolute Maximum Ratings	10 Layout	22
	6.2 ESD Ratings	10.1 Layout Guidelines	22
	6.3 Recommended Operating Conditions	10.2 Layout Example	23
	6.4 Thermal Information	11 デバイスおよびドキュメントのサポート	24
	6.5 Electrical Characteristics	11.1 デベロッパー・ネットワークの製品に関する免責事項	頁. <mark>24</mark>
	6.6 Typical Characteristics	11.2 商標	24
7	Detailed Description9	11.3 静電気放電に関する注意事項	24
-	7.1 Overview 9	11.4 Glossary	24
	7.2 Functional Block Diagram9	12 メカニカル、パッケージ、および注文情報	24
	7.3 Feature Description		

#### 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Revision D (August 2014) から Revision E に変更


# Changed device number from TPS61085 (typo) to TPS61087 (correct) in the Application Information description Changed device number from TPS61085 (typo) to TPS61087 (correct) in the Power Supply Recommendations Revision C (July 2013) から Revision D に変更 Page 「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関 する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケー Revision B (March 2010) から Revision C に変更 Page Added $V_{IH}$ Test Condition for EN, $V_{IN} = 2.5 \text{ V}$ to 4.3 $V_{IH} = 2.5 \text{ V}$ Revision A (June 2008) から Revision B に変更 Page Added DSC package to PIN ASSIGNMENT......4



www.ti.com	JAJS462E -MAY 2008-REVISED MAY 2019
Added output capacitor calculation	15
<b>2008</b> 年 <b>5</b> 月発行のものから更新	Page
Added text to the Detailed Description - following the Block Diagram	9

## 5 Pin Configuration and Functions





#### **Pin Functions**

P	PIN I/O		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND	4, Thermal Pad		Analog ground	
COMP	1	I/O	Compensation pin	
EN	3	I	Shutdown control input. Connect this pin to logic high level to enable the device	
FB	2	ı	Feedback pin	
FREQ	9	I	Frequency select pin. The power switch operates at 650 kHz if FREQ is connected to GND and at 1.2 MHz if FREQ is connected to IN	
IN	8	I	Input supply pin	
PGND	5		Power ground	
SS	10	0	Soft-start control pin. Connect a capacitor to this pin if soft-start needed. Open = no soft-start	
SW	6, 7	I	Switch pin	

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Input voltage range IN <sup>(2)</sup>	-0.3	7.0	V
Voltage range on pins EN, FB, SS, FREQ, COMP	-0.3	7.0	V
Voltage on pin SW	-0.3	20	V
Continuous power dissipation	See Thermal Information		tion
Operating junction temperature range	-40	150	ů
Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to network ground terminal.



## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V
		Machine model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

## 6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
$V_{IN}$	Input voltage range	2.5	(	V
Vs	Boost output voltage range	V <sub>IN</sub> + 0.5	18.5	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C
$T_{J}$	Operating junction temperature	-40	125	°C

#### 6.4 Thermal Information

		TPS	TPS61087		
	THERMAL METRIC <sup>(1)</sup>	DRC	DSC	UNIT	
		10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	54.7	55.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.2	84.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	29.6	29.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter	2.3	5.4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	29.8	29.8	°C/W	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	15.6	10.9	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

 $V_{IN} = 5 \text{ V}$ ,  $EN = V_{IN}$ ,  $V_S = 15 \text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to 85°C, typical values are at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V <sub>IN</sub>	Input voltage range		2.5		6	V
IQ	Operating quiescent current into IN	Device not switching, V <sub>FB</sub> = 1.3 V		75	100	μΑ
I <sub>SDVIN</sub>	Shutdown current into IN	EN = GND			1	μА
V <sub>UVLO</sub>	Undervoltage lockout threshold	V <sub>IN</sub> falling			2.4	V
		V <sub>IN</sub> rising			2.5	V
T <sub>SD</sub>	Thermal shutdown	Temperature rising		150		°C
T <sub>SDHYS</sub>	Thermal shutdown hysteresis			14		°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.



## **Electrical Characteristics (continued)**

 $V_{IN} = 5 \text{ V}$ ,  $EN = V_{IN}$ ,  $V_S = 15 \text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to 85°C, typical values are at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC SIG	NALS EN, FREQ					
\ /	High level inner college	V <sub>IN</sub> = 2.5 V to 6.0 V	2			V
$V_{IH}$	High-level input voltage	Valid only for EN, $V_{IN} = 2.5 \text{ V}$ to 4.3 V	1.6			V
V <sub>IL</sub>	Low-level input voltage	V <sub>IN</sub> = 2.5 V to 6.0 V			0.5	V
I <sub>INLEAK</sub>	Input leakage current	EN = FREQ = GND			0.1	μΑ
BOOST CO	ONVERTER					
Vs	Boost output voltage		V <sub>IN</sub> + 0.5		18.5	V
$V_{FB}$	Feedback regulation voltage		1.230	1.238	1.246	V
gm	Transconductance error amplifier			107		μΑ/V
I <sub>FB</sub>	Feedback input bias current	V <sub>FB</sub> = 1.238 V			0.1	μΑ
	N sharpal MOCEET an assistance	$V_{IN} = V_{GS} = 5 \text{ V}, I_{SW} = \text{current limit}$		0.13	0.18	Ω
r <sub>DS(on)</sub>	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 3V$ , $I_{SW} = current limit$		0.16	0.23	Ω
I <sub>SWLEAK</sub>	SW leakage current	$EN = GND$ , $V_{SW} = V_{IN} = 6.0V$			2	μΑ
$I_{LIM}$	N-Channel MOSFET current limit		3.2	4.0	4.8	Α
I <sub>SS</sub>	Soft-start current	V <sub>SS</sub> = 1.238 V	7	10	13	μΑ
	Oscillator fraguency	FREQ = V <sub>IN</sub>	0.9	1.2	1.5	MHz
f <sub>S</sub>	Oscillator frequency	FREQ = GND	480	650	820	kHz
	Line regulation	$V_{IN}$ = 2.5 V to 6.0 V, $I_{OUT}$ = 10 mA		0.0002		%/V
	Load regulation	$V_{IN} = 5.0 \text{ V}, I_{OUT} = 1 \text{ mA to } 1 \text{ A}$		0.11		%/A


# 6.6 Typical Characteristics

The typical characteristics are measured with the inductors 7447789003 3.3  $\mu H$  (high frequency) or 74454068 6.8  $\mu H$  (low frequency) from Wurth and the rectifier diode SL22.


Table 1. Table of Graphs

			FIGURE
I <sub>OUT(max)</sub>	Maximum load current	vs. Input voltage at High frequency (1.2 MHz)	Figure 1
I <sub>OUT(max)</sub>	Maximum load current	vs. Input voltage at Low frequency (650 kHz)	Figure 2
η	Efficiency	vs. Load current, $V_S = 15 \text{ V}$ , $V_{IN} = 5 \text{ V}$	Figure 3
η	Efficiency	vs. Load current, $V_S = 9 \text{ V}$ , $V_{IN} = 3.3 \text{ V}$	Figure 4
	Supply current	vs. Supply voltage	Figure 5
	Oscillator frequency	vs. Load current	Figure 6
	Oscillator frequency	vs. Supply voltage	Figure 7











## 7 Detailed Description

#### 7.1 Overview


The boost converter is designed for output voltages of up to 18.5 V with a switch peak current limit of 3.2 A minimum. The device, which operates in a current mode scheme with quasi-constant frequency, is externally compensated for maximum flexibility and stability. The switching frequency is selectable between 650 kHz and 1.2 MHz, and the minimum input voltage is 2.5 V. To limit the inrush current at start-up, a soft-start pin is available.

The novel topology of the TPS60187 boost converter uses adaptive off-time to provide superior load and line transient responses. This topology also operates over a wider range of applications than conventional converters.

The selectable switching frequency offers the possibility to optimize the design either for the use of small-sized components (1.2 MHz) or for higher system efficiency (650 kHz). However, the frequency changes slightly because the voltage drop across the  $r_{DS(on)}$  has some influence on the current and voltage measurement and thus on the on-time (the off-time remains constant).

The converter operates in continuous conduction mode (CCM) as soon as the input current increases above half the ripple current in the inductor, for lower load currents it switches into discontinuous conduction mode (DCM). If the load is further reduced, the part starts to skip pulses to maintain the output voltage.

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Soft-Start

The boost converter has an adjustable soft-start to prevent high inrush current during start-up. To minimize the inrush current during start-up an external capacitor, connected to the soft-start pin SS and charged with a constant current, is used to slowly ramp up the internal current limit of the boost converter. When the EN pin is pulled high, the soft-start capacitor  $C_{SS}$  is immediately charged to 0.3 V. The capacitor is then charged at a constant current of 10  $\mu$ A typically until the output of the boost converter  $V_S$  has reached its Power Good threshold (roughly 98% of  $V_S$  nominal value). During this time, the SS voltage directly controls the peak inductor current, starting with 0 A at  $V_{SS} = 0.3$  V up to the full current limit at  $V_{SS} = 800$  mV. The maximum load current is available after the soft-start is completed. The larger the capacitor the slower the ramp of the current limit and the longer the soft-start time. A 100-nF capacitor is usually sufficient for most of the applications. When the EN pin is pulled low, the soft-start capacitor is discharged to ground.

#### 7.3.2 Frequency Select Pin (FREQ)

The frequency select pin FREQ allows to set the switching frequency of the device to 650 kHz (FREQ = low) or 1.2 MHz (FREQ = high). Higher switching frequency improves load transient response but reduces slightly the efficiency. The other benefits of higher switching frequency are a lower output ripple voltage. The use of a 1.2-MHz switching frequency is recommended unless light load efficiency is a major concern.

#### 7.3.3 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages an undervoltage lockout is included that disables the device, if the input voltage falls below 2.4 V.

#### 7.3.4 Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive heat and power dissipation. Typically the thermal shutdown happens at a junction temperature of 150°C. When the thermal shutdown is triggered the device stops switching until the junction temperature falls below typically 136°C. Then the device starts switching again.

#### 7.3.5 Overvoltage Prevention

If overvoltage is detected on the FB pin (typically 3% above the nominal value of 1.238 V) the part stops switching immediately until the voltage on this pin drops to its nominal value. This prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

#### 7.4 Device Functional Modes

The converter operates in continuous conduction mode (CCM) as soon as the input current increases above half the ripple current in the inductor, for lower load currents it switches into discontinuous conduction mode (DCM). If the load is further reduced, the part starts to skip pulses to maintain the output voltage.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS61087 is designed for output voltages up to 18.5 V with a switch peak current limit of 2.0-A minimum. The device, which operates in a current mode scheme with quasi-constant frequency, is externally compensated for maximum flexibility and stability. The switching frequency is selectable between 650 kHz and 1.2 MHz, and the input voltage range is 2.3 V to 6.0 V. To control the inrush current at start-up a soft-start pin is available. The following section provides a step-by-step design approach for configuring the TPS61087 as a voltage regulating boost converter.

#### 8.2 Typical Application




Figure 8. Typical Application, 5 V to 15 V ( $f_S = 1.2 \text{ MHz}$ )

## 8.2.1 Design Requirements

Table 2. TPS61087 15-V Output Design Requirements

PARAMETERS	VALUES
Input Voltage	5 V ± 20%
Output Voltage	15 V
Output Current	900 mA
Switching Frequency	1.2 MHz



#### 8.2.2 Detailed Design Procedure

The first step in the design procedure is to verify that the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to estimate the converter efficiency, by taking the efficiency numbers from the provided efficiency curves or to use a worst case assumption for the expected efficiency, for example, 90%.

1. Duty cycle, D:

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_S} \tag{1}$$

2. Maximum output current,  $I_{out(max)}$ :

$$I_{out(\text{max})} = \left(I_{LIM(\text{min})} - \frac{\Delta I_L}{2}\right) \cdot (1 - D)$$
(2)

3. Peak switch current in application,  $I_{swpeak}$ :

$$I_{swpeak} = \frac{\Delta I_L}{2} + \frac{I_{out}}{1 - D} \tag{3}$$

with the inductor peak-to-peak ripple current, △I<sub>L</sub>

$$\Delta I_L = \frac{V_{IN} \cdot D}{f_S \cdot L} \tag{4}$$

and

V<sub>IN</sub> Minimum input voltage

V<sub>S</sub> Output voltage

 $I_{LIM(min)}$  Converter switch current limit (minimum switch current limit = 3.2 A)

f<sub>S</sub> Converter switching frequency (typically 1.2 MHz or 650 kHz)

L Selected inductor value

 $\eta$  Estimated converter efficiency (use the number from the efficiency plots or 90% as an estimation)

The peak switch current is the steady state peak switch current that the integrated switch, inductor and external Schottky diode has to be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is the highest.

#### 8.2.2.1 Inductor Selection

The TPS61087 is designed to work with a wide range of inductors. The main parameter for the inductor selection is the saturation current of the inductor which should be higher than the peak switch current as calculated in the *Detailed Design Procedure* section with additional margin to cover for heavy load transients. An alternative, more conservative, is to choose an inductor with a saturation current at least as high as the maximum switch current limit of 4.8 A. The other important parameter is the inductor DC resistance. Usually the lower the DC resistance the higher the efficiency. It is important to note that the inductor DC resistance is not the only parameter determining the efficiency. Especially for a boost converter where the inductor is the energy storage element, the type and core material of the inductor influences the efficiency as well. At high switching frequencies of 1.2 MHz inductor core losses, proximity effects and skin effects become more important. Usually an inductor with a larger form factor gives higher efficiency. The efficiency difference between different inductors can vary between 2% to 10%. For the TPS61087, inductor values between 3  $\mu$ H and 6  $\mu$ H are a good choice with a switching frequency of 1.2 MHz, typically 3.3  $\mu$ H. At 650 kHz TI recommends inductors between 6  $\mu$ H and 13  $\mu$ H, typically 6.8  $\mu$ H. Possible inductors are shown in Table 3.



Typically, TI recommends an inductor current ripple below 35% of the average inductor current. Therefore, the following equation can be used to calculate the inductor value, *L*:

$$L = \left(\frac{V_{IN}}{V_S}\right)^2 \cdot \left(\frac{V_S - V_{IN}}{I_{out} \cdot f_S}\right) \cdot \left(\frac{\eta}{0.35}\right)$$
(5)

with

V<sub>IN</sub> Minimum input voltage

V<sub>S</sub> Output voltage

I<sub>out</sub> Maximum output current in the application

 $f_{\rm S}$  Converter switching frequency (typically 1.2 MHz or 650 kHz)

 $\eta$  Estimated converter efficiency (use the number from the efficiency plots or 90% as an estimation)

Table 3. Inductor Selection

L (μΗ)	SUPPLIER	SUPPLIER COMPONENT SIZE (LxWxH mm)			
		1.2 MHz			
4.2	Sumida	CDRH5D28	$5.7 \times 5.7 \times 3$	23	2.2
4.7	Wurth Elektronik	7447785004	$5.9 \times 6.2 \times 3.3$	60	2.5
5	Coilcraft	MSS7341	$7.3 \times 7.3 \times 4.1$	24	2.9
5	Sumida	CDRH6D28	7 × 7 × 3	23	2.4
4.6	Sumida CDR7D28 7.6		7.6 × 7.6 × 3	38	3.15
4.7	Wurth Elektronik	7447789004	$7.3 \times 7.3 \times 3.2$	33	3.9
3.3	Wurth Elektronik	7447789003	$7.3 \times 7.3 \times 3.2$	30	4.2
		650 kHz			
10	Wurth Elektronik	744778910	$7.3 \times 7.3 \times 3.2$	51	2.2
10	Sumida	CDRH8D28	8.3 × 8.3 × 3	36	2.7
6.8	Sumida	CDRH6D26HPNP	7 × 7 × 2.8	52	2.9
6.2	Sumida	CDRH8D58	8.3 × 8.3 × 6	25	3.3
10	Coilcraft	DS3316P	12.95 × 9.40 × 5.08	80	3.5
10	Sumida	CDRH8D43	8.3 × 8.3 × 4.5	29	4
6.8	Wurth Elektronik	74454068	12.7 × 10 × 4.9	55	4.1

#### 8.2.2.2 Rectifier Diode Selection

To achieve high efficiency a Schottky type should be used for the rectifier diode. The reverse voltage rating should be higher than the maximum output voltage of the converter. The averaged rectified forward current  $I_{avg}$ , the Schottky diode needs to be rated for, is equal to the output current  $I_{out}$ :

$$I_{avg} = I_{out} \tag{6}$$

Usually a Schottky diode with 2-A maximum average rectified forward current rating is sufficient for most applications. The Schottky rectifier can be selected with lower forward current capability depending on the output current  $I_{out}$  but has to be able to dissipate the power. The dissipated power,  $P_D$ , is the average rectified forward current times the diode forward voltage,  $V_{forward}$ .

$$P_D = I_{avg} \cdot V_{forward} \tag{7}$$

Typically, the diode should be able to dissipate around 500 mW depending on the load current and forward voltage.



**Table 4. Rectifier Diode Selection** 

CURRENT RATING I <sub>avg</sub>	$\mathbf{V}_r$	V <sub>forward</sub> /I <sub>avg</sub>	SUPPLIER	COMPONENT CODE		
2 A	20 V	0.44 V / 2 A	Vishay Semiconductor	SL22		
2 A	20 V	0.5 V / 2 A	Fairchild Semiconductor	SS22		

### 8.2.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider. Typically, a minimum current of 50  $\mu$ A flowing through the feedback divider gives good accuracy and noise covering. A standard low-side resistor of 18 k $\Omega$  is typically selected. The resistors are then calculated as:

$$R2 = \frac{V_{FB}}{70\mu A} \approx 18k\Omega \qquad R1 = R2 \cdot \left(\frac{V_s}{V_{FB}} - 1\right)$$

$$V_{FB} = 1.238V$$
R1 = R2 ·  $\left(\frac{V_s}{V_{FB}} - 1\right)$ 
R2 R2 R2 (8)

#### 8.2.2.4 Compensation (COMP)

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier.

Standard values of  $R_{COMP} = 16 \text{ k}\Omega$  and  $C_{COMP} = 2.7 \text{ nF}$  will work for the majority of the applications.

See Table 5 for dedicated compensation networks giving an improved load transient response. The following equations can be used to calculate  $R_{COMP}$  and  $C_{COMP}$ :

$$R_{COMP} = \frac{110 \cdot V_{IN} \cdot V_S \cdot C_{out}}{L \cdot I_{out}} \qquad C_{COMP} = \frac{V_S \cdot C_{out}}{7.5 \cdot I_{out} \cdot R_{COMP}}$$
(9)

with

V<sub>IN</sub> Minimum input voltage

 $V_{\mathbb{S}}$  Output voltage  $C_{out}$  Output capacitance

L Inductor value, for example, 3.3 μH or 6.8 μH  $I_{out}$  Maximum output current in the application

Make sure that  $R_{COMP} < 120 \text{ k}\Omega$  and  $C_{COMP} > 820 \text{ pF}$ , independent of the results of the above formulas.

Table 5. Recommended Compensation Network Values at High/Low Frequency

FREQUENCY	L	Vs	V <sub>IN</sub> ± 20%	R <sub>COMP</sub>	C <sub>COMP</sub>
		15 V	5 V	100 kΩ	820 pF
		15 V	3.3 V	91 kΩ	1.2 nF
Lliab (4.2 MLI=)	22	12 V	5 V	68 kΩ	820 pF
High (1.2 MHz)	3.3 μΗ	12 V	3.3 V	68 kΩ	1.2 nF
		9 V	5 V	39 kΩ	820 pF
		9 V	3.3 V	39 kΩ	1.2 nF
		15 V	5 V	51 kΩ	1.5 nF
		15 V	3.3 V	47 kΩ	2.7 nF
L ov. (650 kHz)	60	40.1/	5 V	33 kΩ	1.5 nF
Low (650 kHz)	6.8 μΗ	12 V	3.3 V	33 kΩ	2.7 nF
		9 V	5 V	18 kΩ	1.5 nF
		9 V	3.3 V	18 kΩ	2.7 nF



Table 5 gives conservative  $R_{COMP}$  and  $C_{COMP}$  values for certain inductors, input and output voltages providing a very stable system. For a faster response time, a higher  $R_{COMP}$  value can be used to enlarge the bandwidth, as well as a slightly lower value of  $C_{COMP}$  to keep enough phase margin. These adjustments should be performed in parallel with the load transient response monitoring of TPS61087.

#### 8.2.2.5 Input Capacitor Selection

For good input voltage filtering low ESR ceramic capacitors are recommended. TPS61087 has an analog input IN. Therefore, a 1-μF bypass is highly recommended as close as possible to the IC from IN to GND.

Two  $10-\mu F$  (or one  $22-\mu F$ ) ceramic input capacitors are sufficient for most of the applications. For better input voltage filtering this value can be increased. See Table 6 and typical applications for input capacitor recommendation.

#### 8.2.2.6 Output Capacitor Selection

For best output voltage filtering a low ESR output capacitor like ceramic capcaitor is recommended. Four  $10-\mu F$  ceramic output capacitors (or two-22  $\mu F$ ) work for most of the applications. Higher capacitor values can be used to improve the load transient response. See Table 6 for the selection of the output capacitor.

**Table 6. Rectifier Input and Output Capacitor Selection** 

	CAPACITOR/SIZE	VOLTAGE RATING	SUPPLIER	COMPONENT CODE
C <sub>IN</sub>	22 μF/1206	16 V	Taiyo Yuden	EMK316 BJ 226ML
IN bypass	1 μF/0603	16 V	Taiyo Yuden	EMK107 BJ 105KA
C <sub>OUT</sub>	10 μF/1206	25 V	Taiyo Yuden	TMK316 BJ 106KL

To calculate the output voltage ripple, the following equation can be used:

$$\Delta V_C = \frac{V_S - V_{IN}}{V_S \cdot f_S} \cdot \frac{I_{out}}{C_{out}} \qquad \Delta V_{C\_ESR} = I_{L(peak)} \cdot R_{C\_ESR}$$
(10)

with

 $\Delta V_C$  Output voltage ripple dependent on output capacitance, output current and switching frequency

V<sub>S</sub> Output voltage

 $V_{IN}$  Minimum input voltage of boost converter

f<sub>S</sub> Converter switching frequency (typically 1.2 MHz or 650 kHz)

I<sub>out</sub> Output capacitance


△V<sub>C ESR</sub> Output voltage ripple due to output capacitors ESR (equivalent series resistance)

 $I_{SWPEAK}$  Inductor peak switch current in the application  $R_{C\_ESR}$  Output capacitors equivalent series resistance (ESR)

 $\Delta V_{C.ESR}$  can be neglected in many cases since ceramic capacitors provide low ESR.



#### 8.2.3 Application Curves





## 8.3 System Examples

## 8.3.1 General Boost Application Circuits




Figure 14. Typical Application, 5 V to 15 V (f<sub>S</sub> = 650 kHz)




Figure 15. Typical Application, 3.3 V to 9 V (f<sub>S</sub> = 1.2 MHz)




Figure 16. Typical Application, 3.3 V to 9 V ( $f_S = 650 \text{ kHz}$ )




Figure 17. Typical Application With External Load Disconnect Switch






Figure 18. Typical Application, 5 V to 15 V ( $f_S = 1.2 \text{ MHz}$ ) With Overvoltage Protection



## 8.3.2 TFT LCD Application




Figure 19. Typical Application 5 V to 15 V ( $f_S = 1.2 \text{ MHz}$ ) for TFT LCD With External Charge Pumps (VGH, VGL)



#### 8.3.3 White LED Applications




Figure 20. Simple Application (5 V Input Voltage) (f<sub>S</sub> = 650 kHz) for wLED Supply (3S3P) (With Optional Clamping Zener Diode)




Figure 21. Simple Application (5 V Input Voltage) (f<sub>S</sub> = 650 kHz) for wLED Supply (3S3P) With Adjustable Brightness Control Using a PWM Signal on the Enable Pin (With Optional Clamping Zener Diode)




Figure 22. Simple Application (5 V Input Voltage) (f<sub>S</sub> = 650 kHz) for wLED Supply (3S3P) With Adjustable Brightness Control Using an Analog Signal on the Feedback Pin (With Optional Clamping Zener Diode)

## 9 Power Supply Recommendations

The TPS61087 is designed to operate from an input voltage supply range from 2.3 V to 6.0 V. The power supply to the TPS61087 must have a current rating according to the supply voltage, output voltage, and output current of the TPS61087.

#### 10 Layout

#### 10.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at the GND terminal of the IC. The most critical current path for all boost converters is from the switching FET, through the rectifier diode, then the output capacitors, and back to ground of the switching FET. Therefore, the output capacitors and their traces should be placed on the same board layer as the IC and as close as possible between the SW pin and the GND terminal of the IC..



# 10.2 Layout Example




Figure 23. TPS61087 Layout Example



# 11 デバイスおよびドキュメントのサポート

## 11.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供さ れる場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワーク の製品またはサービスの是認の表明を意味するものではありません。

#### 11.2 商標

All trademarks are the property of their respective owners.

#### 11.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 上するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 27-Feb-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61087DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PMOQ	Samples
TPS61087DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PMOQ	Samples
TPS61087DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PMOQ	Samples
TPS61087DSCR	ACTIVE	WSON	DSC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PMWI	Samples
TPS61087DSCT	ACTIVE	WSON	DSC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PMWI	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 27-Feb-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS61087:

Automotive: TPS61087-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61087DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61087DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61087DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS61087DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61087DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 10-Jan-2024




#### \*All dimensions are nominal

7 till dillitorioriorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61087DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS61087DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61087DRCT	VSON	DRC	10	250	338.0	355.0	50.0
TPS61087DSCR	WSON	DSC	10	3000	356.0	356.0	35.0
TPS61087DSCT	WSON	DSC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207383/F








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated