
TPS766 250mA、16V、低ドロップアウト 電圧レギュレータ

1 特長

- 入力電圧範囲:
  - 従来のチップ:2.7V～10V (絶対最大定格 13.5V)
  - 新しいチップ:2.5V～16V (絶対最大定格 18V)
- 出力電圧範囲:
  - 従来のチップ:1.5V～5V (固定) および 1.25V～5.5V (可変)
  - 新しいチップ:1.2V～12V (固定) および 0.8V～14.6V (可変)
- 出力電流:最大 250mA
- 出力精度:
  - 従来のチップ:3% 過負荷と温度
  - 新しいチップ:1% 過負荷と温度
- 低い静止電流 (I_Q):
  - 従来のチップ:無負荷時:35µA (標準値)
  - 新しいチップ:無負荷時:55µA (標準値)
- I_Q (ディセーブル状態):
  - 従来のチップ:10µA (最大値)
  - 新しいチップ:4µA (最大値)
- ドロップアウト電圧 (新しいチップ):
  - 250mA (TPS76650) で最大 225mV (標準値)
- 高 PSRR (新チップ):1MHz 時に 46dB
- 内部ソフトスタート時間 (新しいチップ):750µs (標準値)
- 過電流制限および過熱保護
- 2.2µF 以上のコンデンサで安定 (新しいチップ)
- オープン ドレイン形式のパワー グッド
- パッケージ:8 ピン、4.9mm × 6mm SOIC (D)

2 アプリケーション

- 住宅用エアコン
- 車体エレクトロニクス / 照明
- HVAC システム
- 洗濯機、乾燥機



代表的なアプリケーション回路

3 概要

TPS766 は低ドロップアウト (LDO) リニア電圧レギュレータで、2.5V～16V (新しいチップ) の入力電圧範囲に対応し、最大 250mA の負荷電流を供給できます。新しいチップの場合、対応している出力範囲は 1.2V～12V (固定バージョン) または 0.8V～14.6V (可変バージョン) です。

入力電圧範囲は最大 16V (新しいチップ) なので、変圧器の 2 次巻線やレギュレートされたレール (10V または 12V など) で動作するのに適しています。また、出力電圧範囲が広いため、マイクロコントローラ (MCU) やプロセッサに電力を供給するだけでなく、シリコン カーバイド (SiC) ゲート ドライバやマイクのバイアス電圧を生成することもできます。


広帯域の PSRR 特性は、1kHz で 70dB、1MHz で 46dB (新しいチップ) を超え、上流の DC/DC コンバータのスイッチング周波数を減衰して、レギュレータ後のフィルタ処理を最小化できます。新しいチップは内蔵ソフトスタート回路に対応し、スタートアップ時の突入電流が抑制されるため、入力容量の低減が可能です。

従来のチップは、負荷電流範囲の全体にわたって一定の静止電流 (0mA から 250mA までの出力電流全範囲で標準値 35µA) をサポートしています。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ(2)
TPS766	D (SOIC、8)	4.9mm × 6mm

(1) 詳細については、「メカニカル、パッケージ、および注文情報」を参照してください。
(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



TPS76633 ドロップアウト電圧と温度との関係 (新チップ)

このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

また、TPS766 LDO にはスリープ モードがあり、TTL High 信号を $\overline{EN}$ (イネーブル) に印加するとレギュレータがシャットダウンされます。ディセーブル モードでは、従来のチップの静止電流は 1µA 未満 (標準値)、新しいチップの静止電流は約 1.6µA (標準値) です。

パワー グッド (PG) はアクティブ High 出力で、パワー オン リセットまたはバッテリ低電圧インジケータの実装に使用できます。

固定出力バージョンでは、1.5V～5.0V (従来のチップ) と 1.2V～12V (新しいチップ) の出力範囲を実現します。可変電圧バージョンでは、1.25V～5.5V (従来のチップ) と 0.8V～14.6V (新しいチップ) の範囲で出力電圧をプログラムできます。TPS766 は、8 ピンの SOIC パッケージで供給されます。

Copyright © 2024 Texas Instruments Incorporated

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Pin Configuration and Functions ... 4
5 Specifications ... 5
5.1 Absolute Maximum Ratings ... 5
5.2 ESD Ratings ... 5
5.3 Recommended Operating Conditions ... 6
5.4 Thermal Information (Legacy Chip) ... 6
5.5 Thermal Information (New Chip) ... 6
5.6 Electrical Characteristics ... 7
5.7 Timing Diagram ... 9
5.8 Typical Characteristics ... 10
5.9 Typical Characteristics: Supported ESR Range ... 18
6 Detailed Description ... 21
6.1 Overview ... 21
6.2 Functional Block Diagrams ... 21
6.3 Feature Description ... 22
6.4 Device Functional Modes ... 25
7 Application and Implementation ... 26
7.1 Application Information ... 26
7.2 Typical Application ... 26
7.3 Power Supply Recommendations ... 32
7.4 Layout ... 33
8 Device and Documentation Support ... 34
8.1 Documentation Support ... 34
8.2 ドキュメントの更新通知を受け取る方法 ... 34
8.3 サポート・リソース ... 34
8.4 Trademarks ... 34
8.5 静電気放電に関する注意事項 ... 34
8.6 用語集 ... 34
9 Revision History ... 34
10 Mechanical, Packaging, and Orderable Information ... 36

Copyright © 2024 Texas Instruments Incorporated

4 Pin Configuration and Functions




図 4-1. D Package, 8-Pin SOIC (Top View)

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
$\overline{EN}$	4	I	Enable pin. Driving the enable pin low enables the device. Driving this pin high disables the device. Low and high thresholds are listed in the *Electrical Characteristics* table.
FB/NC	1	I	Adjustable version: Feedback pin. Input to the control-loop error amplifier. This pin sets the output voltage of the device by using external resistors. Do not float this pin. Fixed version: Not internally connected. Leave this pin open or tied to ground for improved thermal performance.
GND	3		Ground pin.
IN	5, 6	I	Input pin. Use the recommended capacitor value as listed in the *Recommended Operating Conditions*. Place the input capacitor as close to the IN and GND pins of the device as possible.
OUT	7, 8	O	Output pin. Use the recommended capacitor value as listed in the *Recommended Operating Conditions*. Place the output capacitor as close to the OUT and GND pins of the device as possible.
PG	2	O	Power-good output. Available in the open-drain output. A pullup resistor is required for the open-drain output type. If the power-good functionality is not used, ground this pin or leave floating. See the *Power-Good Function* section for more information.

Copyright © 2024 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage(2)	V_{IN} (for legacy chip)	–0.3	13.5	V
	V_{IN} (for new chip)	–0.3	18	
	V_{OUT} (for legacy chip)	–0.3	7	
	V_{OUT} (for new chip)	–0.3	V_{IN} + 0.3	
	V_{FB} (for legacy chip)	–0.3	7	
	V_{FB} (for new chip)	–0.3	3	
	Voltage range at $\overline{EN}$ (for legacy chip)	–0.3	13.5	
	Voltage range at $\overline{EN}$ (for new chip)	–0.3	18	
	PG pin voltage (for legacy chip)	–0.3	16.5	
	PG pin voltage (for new chip)	–0.3	18	
Current	Maximum output current	Internally Limited		A
Temperature	Operating junction (T_J)	–50	150	°C
	Storage (T_{STG})	–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages with respect to GND.

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2000	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	N/A	±500	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2024 Texas Instruments Incorporated

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage (for legacy chip)	2.7		10	V
	Input voltage (for new chip)	2.5		16	
EN	$\overline{\text{Enable}}$ voltage (for legacy chip)	0		16	
	$\overline{\text{Enable}}$ voltage (for new chip)	0		16	
V_{OUT}	Output voltage (for legacy chip)	1.2		5.5	
	Output voltage (for new chip)	1.2		14.6	
I_{OUT}	Output current	0		250	mA
C_{OUT}	Output capacitor (for legacy chip)	4.7			µF
	Output capacitor (for new chip)	1	2.2	220	
C_{OUT} ESR	Output capacitor ESR (for legacy chip)	0.3		10	Ω
	Output capacitor ESR (for new chip)	0		2	
C_{IN}	Input capacitor		1		µF
T_J	Junction temperature	–40		125	°C

5.4 Thermal Information (Legacy Chip)

DISSIPATION RATINGS			UNIT
THERMAL METRIC	D (SOIC) 8 PINS		
	AIR FLOW = 0 CFM	AIR FLOW = 250 CFM	
$R_{\theta JA}$ (Junction-to-ambient thermal resistance)	176.05	110.62	°C/W
Derating factor above T_A = +25°C	5.68	9.04	mW/°C
Power rating (T_A < 25°C)	568	904	mW
Power rating (T_A = 70°C)	312	497	
Power rating (T_A = 85°C)	227	361	

5.5 Thermal Information (New Chip)

THERMAL METRIC(1)		TPS766 (2) D (SOIC) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	126.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	18.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	74.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

(2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the *Impact of board layout on LDO thermal performance* application note.

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics

specified at T_J = –40°C to 125°C, V_{IN} = $V_{OUT(nom)}$ + 1.0V or V_{IN} = 2.5V (whichever is greater), I_{OUT} = 10µA, $\overline{EN}$ = 0V, C_{IN} = 1.0µF, C_{OUT} = 4.7µF (unless otherwise noted); typical values are at T_J = 25ºC

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OUT}	Output voltage (10 µA to 250 mA load)	TPS76601 (for legacy chip)	1.25 V ≤ V_{OUT} ≤ 5.5 V, T_J = +25°C		V_{OUT}		V
			1.25 V ≤ V_{OUT} ≤ 5.5 V, T_J = –40 °C to 125°C	0.97 × V_{OUT}		1.03 × V_{OUT}	
		TPS76615 (for legacy chip)	T_J = +25°C, 2.7 V < V_{IN} < 10 V		1.5		
			T_J = –40°C to +125°C, 2.7 V < V_{IN} < 10 V	1.455		1.545	
		TPS76618 (for legacy chip)	T_J = +25°C, 2.8 V < V_{IN} < 10 V		1.8		
			T_J = –40°C to +125°C, 2.7 V < V_{IN} < 10 V	1.746		1.854	
		TPS76625 (for legacy chip)	T_J = +25°C, 3.5 V < V_{IN} < 10 V		2.5		
			T_J = –40°C to +125°C, 3.5 V < V_{IN} < 10 V	2.425		2.575	
		TPS76627 (for legacy chip)	T_J = +25°C, 3.7 V < V_{IN} < 10 V		2.7		
			T_J = –40°C to +125°C, 3.7 V < V_{IN} < 10 V	2.619		2.781	
		TPS76628 (for legacy chip)	T_J = +25°C, 3.8 V < V_{IN} < 10 V		2.8		
			T_J = –40°C to +125°C, 3.8 V < V_{IN} < 10 V	2.716		2.884	
		TPS76630 (for legacy chip)	T_J = +25°C, 4.0 V < V_{IN} < 10 V		3.0		
			T_J = –40°C to +125°C, 4.0 V < V_{IN} < 10 V	2.910		3.090	
		TPS76633 (for legacy chip)	T_J = +25°C, 4.3 V < V_{IN} < 10 V		3.3		
			T_J = –40°C to +125°C, 4.3 V < V_{IN} < 10 V	3.201		3.399	
		TPS76650 (for legacy chip)	T_J = +25°C, 6.0 V < V_{IN} < 10 V		5.0		
			T_J = –40°C to +125°C, 6.0 V < V_{IN} < 10 V	4.850		5.150	
		TPS766xx (for new chip), V_{OUT} = 1.8 V	T_J = –40 °C to 125 °C, V_{OUT} + 1 V ≤ V_{IN} ≤ 16 V	0.9785		1.01	× V_{OUT}
		TPS766xx (for new chip), V_{OUT} ≥ 3.3 V	T_J = –40 °C to 125 °C, V_{OUT} + 1 V ≤ V_{IN} ≤ 16 V	0.982		1.009	× V_{OUT}
V_{FB}	Feedback voltage	TPS76601 (for legacy chip)			1.25		V
		TPS76601 (for new chip)			0.8		
I_Q	Quiescent current (GND current), $\overline{EN}$ = 0 V	For legacy chip	10 µA < I_{OUT} < 250 mA, T_J = +25°C		35		µA
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			50	
		For new chip	I_{OUT} = 0 mA (for adjustable only)		50	80	
			I_{OUT} = 0 mA (for fixed only)		55	90	
			I_{OUT} = 250 mA		1080		
$\Delta V_{OUT(\Delta VOUT)}$	Output voltage line regulation ($\Delta V_{OUT}/V_{OUT}$)	For legacy chip	$V_{OUT(NOM)}$ +1.0 V ≤ V_{IN} ≤ 10 V, I_{OUT} = 10 µA		0.01		%/V
		For new chip	$V_{OUT(NOM)}$ +1.0 V ≤ V_{IN} ≤ 16 V, I_{OUT} = 10 µA			0.005	

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics (続き)

specified at T_J = –40°C to 125°C, V_{IN} = $V_{OUT(nom)}$ + 1.0V or V_{IN} = 2.5V (whichever is greater), I_{OUT} = 10µA, $\overline{EN}$ = 0V, C_{IN} = 1.0µF, C_{OUT} = 4.7µF (unless otherwise noted); typical values are at T_J = 25ºC

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{OUT(\Delta IOUT)}$	Output voltage load regulation	For legacy chip	10 µA ≤ I_{OUT} ≤ 250 mA		0.5		%
		For new chip	10 µA ≤ I_{OUT} ≤ 250 mA		0.55	1.6	
			10 µA ≤ I_{OUT} ≤ 250 mA		20	35	mV
V_n	Output noise voltage	For legacy chip	BW = 300 Hz to 50 kHz, V_{OUT} = 3.3 V , C_{OUT} = 4.7 µF		200		μV_{RMS}
		For new chip	BW = 300 Hz to 50 kHz, V_{OUT} = 3.3 V , I_{OUT} = 100 mA, C_{OUT} = 4.7 µF		165		
			BW = 10 Hz to 100 kHz, V_{OUT} = 3.3 V, I_{OUT} = 100 mA , C_{OUT} = 4.7 µF		195		
$T_{SD(shutdown)}$	Thermal shutdown junction temperature	For legacy chip			150		ºC
	Thermal shutdown temperature	For new chip	Temperature increasing		173		
$T_{SD(reset)}$	Thermal shutdown reset temperature		Temperature falling		157		
I_{CL}	Output current limit	For legacy chip	V_{OUT} = 0 V		0.8	1.2	A
		For new chip			0.725	0.8	
$I_{STANDBY}$	Standby current	For legacy chip	$\overline{EN}$ = V_{IN} , 2.7 V < V_{IN} < 10 V		1		µA
			$\overline{EN}$ = V_{IN} , 2.7 V < V_{IN} < 10 V & T_J = –40 ℃ to 125 ℃			10	
		For new chip	$\overline{EN}$ = V_{IN} , 2.5 V < V_{IN} < 16 V		0.9		
			$\overline{EN}$ = V_{IN} , 2.5 V < V_{IN} < 16 V & T_J = –40 ℃ to 125 ℃			6.75	
I_{FB}	Feedback pin current	For legacy chip	V_{FB} = 1.5 V		2		nA
		For newchip			10	50	nA
$\overline{EN}$	High level enable input voltage	For legacy chip		2			V
	Low level enable input voltage					0.8	
	High level enable input voltage	For new chip	2.5 V ≤ VIN ≤ 16 V	1.2			
	Low level enable input voltage					0.4	
PSRR	Power-supply ripple rejection	For legacy chip	V_{OUT} = 3.3 V, I_{OUT} = 10 µA, f = 1 kHz, T_J = 25 ℃		63		dB
		For new chip	V_{OUT} = 3.3 V, I_{OUT} = 250 mA, f = 1 kHz, T_J = 25 ℃		58		
PG	Minimum input voltage for valid PG	For legacy chip	$I_{O(PG)}$ = 300 µA		1.1		
	Trip threshold voltage (PG_{TH})		V_{OUT} decreasing	92		98	$\%V_O$
	Hysteresis voltage ($PG_{Hysteresis}$)		Measured at V_{OUT}		0.5		
	Output low voltage		V_{IN} = 2.7 V, $I_{OUT(PG)}$ = 1 mA		0.15	0.4	V
	Leakage current		$V_{(PG)}$ = 5 V			1	µA
	Minimum input voltage for valid PG	For new chip	$I_{O(PG)}$ = 300 µA		1.0		
	Trip threshold voltage (PG_{TH})		V_{OUT} decreasing	91		98.5	$\%V_O$
	Hysteresis voltage ($PG_{Hysteresis}$)		Measured at V_{OUT}		0.45		
	Output low voltage		V_{IN} = 2.7 V, $I_{OUT(PG)}$ = 1 mA		0.12	0.3	V
	Leakage current		$V_{(PG)}$ = 5 V			2.1	µA

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics (続き)

specified at T_J = –40°C to 125°C, V_{IN} = $V_{OUT(nom)}$ + 1.0V or V_{IN} = 2.5V (whichever is greater), I_{OUT} = 10µA, $\overline{EN}$ = 0V, C_{IN} = 1.0µF, C_{OUT} = 4.7µF (unless otherwise noted); typical values are at T_J = 25ºC

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{EN}	Input current ($\overline{EN}$)	For legacy chip	$\overline{EN}$ = 0V	–1	0	1	µA
			$\overline{EN}$ = V_{IN}	–1	0	1	
		For new chip	$\overline{EN}$ = 0V	–1	–0.5	1	
			$\overline{EN}$ = V_{IN}	–0.6	–0.025	0.4	
V_{DO}	Dropout voltage	TPS76628 (for legacy chip)	I_{OUT} = 250 mA		310		mV
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			540	
		TPS76628 (for new chip)	I_{OUT} = 250 mA		310		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			540	
		TPS76630 (for legacy chip)	I_{OUT} = 250 mA		270		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			470	
		TPS76630 (for new chip)	I_{OUT} = 250 mA		270		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			470	
		TPS76633 (for legacy chip)	I_{OUT} = 250 mA		230		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			400	
		TPS76633 (for new chip)	I_{OUT} = 250 mA		260		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			400	
		TPS76650 (for legacy chip)	I_{OUT} = 250 mA		140		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			250	
		TPS76650 (for new chip)	I_{OUT} = 250 mA		250		
			I_{OUT} = 250 mA, T_J = –40 °C to 125 °C			390	
$R_{PULLDOWN}$	Output pull-down resistance	TPS766xx (for new chip)	$\overline{EN}$ = V_{IN} = 16 V, V_{OUT} = 2.5 V		1.8		KΩ
t_{STR}	Start-up time	TPS766xx (for new chip)	T_J = 25 °C		750		µs

5.7 Timing Diagram




図 5-1. Test Circuit for Typical Regions of Stability
(See the *Typical Characteristics: Supported ESR Range* section)

5.8 Typical Characteristics




図 5-2. TPS76633 Output Voltage vs Load Current (Legacy Chip)




図 5-3. TPS76633 Output Voltage vs Load Current (New Chip)




図 5-4. TPS76633 Output Voltage vs Load Current (New Chip)




図 5-5. TPS76615 Output Voltage vs Load Current (Legacy Chip)




図 5-6. TPS76633 Output Voltage vs Free-Air Temperature (Legacy Chip)




図 5-7. TPS76633 Output Voltage vs Free-Air Temperature (New Chip)

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)




図 5-8. TPS76615 Output Voltage vs Free-Air Temperature (Legacy Chip)




図 5-9. TPS76633 Ground Current vs Load Current (Legacy Chip)




図 5-10. TPS76633 Ground Current vs Load Current (New Chip)




図 5-11. TPS76633 Ground Current vs Load Current (New Chip)




図 5-12. TPS76615 Ground Current vs Load Current (Legacy Chip)




図 5-13. TPS76633 Ground Current vs Free-Air Temperature (Legacy Chip)

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)




図 5-14. TPS76633 Ground Current vs Free-Air Temperature (New Chip)




図 5-15. TPS76633 Ground Current vs Free-Air Temperature (New Chip)




図 5-16. TPS76615 Ground Current vs Free-Air Temperature (Legacy Chip)




図 5-17. TPS76633 Ground Current vs Input Voltage (New Chip)




図 5-18. TPS76633 Current Limit vs Input Voltage (New Chip)




図 5-19. TPS76633 Current Limit vs Output Voltage (New Chip)

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)




図 5-20. TPS76650 Dropout Voltage vs Free-Air Temperature (Legacy Chip)




図 5-21. TPS76650 Dropout Voltage vs Free-Air Temperature (New Chip)




図 5-22. TPS76633 Dropout Voltage vs Free-Air Temperature (Legacy Chip)




図 5-23. TPS76633 Dropout Voltage vs Free-Air Temperature (New Chip)




図 5-24. TPS76633 Power-Supply Ripple Rejection vs Frequency (Legacy Chip)




図 5-25. TPS76633 Power-Supply Ripple Rejection vs Frequency and Load Current (New Chip)

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)




図 5-26. TPS76633 Power-Supply Ripple Rejection vs Frequency and Output Capacitor (New Chip)




図 5-27. TPS76633 Power-Supply Ripple Rejection vs Frequency and Input Voltage (New Chip)




図 5-28. TPS76633 Output Spectral Noise Density vs Frequency (Legacy Chip)




図 5-29. TPS76633 Output Spectral Noise Density vs Frequency and Load Current (New Chip)




図 5-30. TPS76633 Output Spectral Noise Density vs Frequency and Output Capacitor (New Chip)




図 5-31. TPS76633 Output Spectral Noise Density vs Frequency and Input Voltage (New Chip)

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)




図 5-32. TPS76633 Output Impedance vs Frequency (Legacy Chip)




図 5-33. TPS76615 Line Transient Response (Legacy Chip)




図 5-34. TPS76633 Line Transient Response (Legacy Chip)




図 5-35. TPS76633 Line Transient Response (New Chip)




図 5-36. TPS76633 Line Transient Response (New Chip)




図 5-37. TPS76615 Load Transient Response (Legacy Chip)

5.8 Typical Characteristics (continued)




図 5-38. TPS76633 Load Transient Response (Legacy Chip)




図 5-39. TPS76633 Load Transient Response (New Chip)




図 5-40. TPS76633 Load Transient Response (New Chip)






図 5-41. TPS76633 Output Voltage vs Time (Legacy Chip)



Start-up with $\overline{EN}$ sequencing

図 5-42. TPS76633 Output Voltage vs Time (New Chip)




Start-up with $\overline{EN}$ sequencing

図 5-43. TPS76633 Output Voltage vs Time (New Chip)


Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)



Start-up with V_{IN} sequencing

図 5-44. TPS76633 Output Voltage vs Time (New Chip)



Start-up with V_{IN} sequencing

図 5-45. TPS76633 Output Voltage vs Time (New Chip)




図 5-46. TPS76601 Dropout Voltage vs Input Voltage (Legacy Chip)

5.9 Typical Characteristics: Supported ESR Range

Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O. The setup shown in the *Timing Diagram* section characterizes the ESR behavior across temperature.




図 5-47. Typical Region of Stability ESR vs Output Current (Legacy Chip)




図 5-48. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-49. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-50. Typical Region of Stability ESR vs Output Current (Legacy Chip)




図 5-51. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-52. Typical Region of Stability ESR vs Output Current (New Chip)

Copyright © 2024 Texas Instruments Incorporated

5.9 Typical Characteristics: Supported ESR Range (continued)

Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O. The setup shown in the *Timing Diagram* section characterizes the ESR behavior across temperature.




図 5-53. Typical Region of Stability ESR vs Output Current (Legacy Chip)




図 5-54. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-55. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-56. Typical Region of Stability ESR vs Output Current (Legacy Chip)




図 5-57. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-58. Typical Region of Stability ESR vs Output Current (New Chip)

Copyright © 2024 Texas Instruments Incorporated

5.9 Typical Characteristics: Supported ESR Range (continued)

Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O. The setup shown in the *Timing Diagram* section characterizes the ESR behavior across temperature.




図 5-59. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-60. Typical Region of Stability ESR vs Output Current (Legacy Chip)




図 5-61. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-62. Typical Region of Stability ESR vs Output Current (New Chip)




図 5-63. Typical Region of Stability ESR vs Added Ceramic Capacitance (Legacy Chip)




図 5-64. Typical Region of Stability ESR vs Added Ceramic Capacitance (Legacy Chip)

Copyright © 2024 Texas Instruments Incorporated

6 Detailed Description

6.1 Overview

The TPS766 is a low quiescent current, high PSRR, low-dropout (LDO) voltage regulator capable of handling up to 250mA of the load current. Low quiescent current consumption makes the TPS766 designed for battery-powered applications.

The TPS766 features an integrated overcurrent limit, thermal shutdown, output enable, internal output pulldown, and undervoltage lockout (UVLO). This device delivers excellent line and load transient performance and supports a wide range of ESR (up to 2Ω for the new chip). The operating ambient temperature range of the device is –40°C to +125°C.

6.2 Functional Block Diagrams




図 6-1. Fixed Version




図 6-2. Adjustable Version

Copyright © 2024 Texas Instruments Incorporated

6.3 Feature Description

6.3.1 Output Enable

The enable pin for the device is an active-low pin. The output voltage is enabled when the voltage of the enable pin is lower than the low-level input voltage of the $\overline{EN}$ pin, and is disabled when the enable pin voltage is higher than the high-level input voltage of the $\overline{EN}$ pin. If $\overline{EN}$ functionality is not needed, connect the enable pin to the GND of the device.

For the new chip, there is an internal pullup current on the $\overline{EN}$ pin. Therefore, leave the $\overline{EN}$ pin floating. If the $\overline{EN}$ pin is left floating, the LDO is disabled.

In the new chip, the device has an internal output pulldown circuit that activates when the device is disabled to actively discharge the output voltage; see the *Output Pulldown* section.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} – V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power [($V_{IN} – V_{OUT}$) × I_{CL}]. For more information on current limits, see the *Know Your Limits* application note.

Copyright © 2024 Texas Instruments Incorporated

図 6-3 shows a diagram of the current limit.




図 6-3. Current Limit

6.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. The UVLO circuit has hysteresis functionality to prevent the device from turning off if the input drops during turn on.

6.3.5 Power-Good Function

The power-good circuit monitors the voltage at the output pin to indicate the health of the LDO output. When the output voltage falls below the PG threshold voltage (PG_{TH}), the PG pin open-drain output engages and pulls the PG pin close to GND. When the output voltage exceeds PG_{TH} + $PG_{Hysteresis}$, the PG pin becomes high impedance. The open-drain output requires a pullup resistor. By connecting a pullup resistor to an external supply, any downstream device receives power-good as a logic signal for use in sequencing. Additionally, tie the open-drain output to other open-drain outputs to implement an AND logic. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device.

When using a feed-forward capacitor (C_{FF}), the time constant for the LDO start-up is increased but the power-good output time constant stays the same, possibly resulting in an invalid status of the power-good output. To avoid this issue, and to receive a valid PG output, make sure that the time constant of both the LDO start-up and the power-good output match. This matching is done by adding a capacitor in parallel with the power-good pullup resistor. For more information, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

The state of PG is only valid when the device operates above the minimum input voltage of the device and power-good is asserted, regardless of the output voltage state when the input voltage falls below the UVLO threshold minus the UVLO hysteresis. When the input voltage falls below approximately 0.8V, there is not enough gate drive voltage to keep the open-drain, power-good device turned on and the power-good output pulled high. Connecting the power-good pullup resistor to the output voltage helps minimize this effect.

Copyright © 2024 Texas Instruments Incorporated

6.3.6 Output Pulldown

The device (new chip) has an output pulldown circuit. The output pulldown circuit activates under the following conditions:

- The device is disabled with $\overline{EN}$ logic
- $1.0V < V_{IN} < V_{UVLO}$

The output pulldown resistance for this device is 1.5kΩ (typ), as listed in the *Electrical Characteristics* table.

Reverse current flows from the output to the input. Thus, do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply collapses. This reverse current flow potentially causes damage to the device. See the *Reverse Current* section for more details.

6.3.7 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time constant of the semiconductor die is fairly short, thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is sometimes high from large $V_{IN} – V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

Copyright © 2024 Texas Instruments Incorporated

6.4 Device Functional Modes

6.4.1 Device Functional Mode Comparison

表 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

表 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} < V_{EN(LOW)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} < V_{EN(LOW)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$	$V_{EN} > V_{EN(HI)}$	Not applicable	$T_J > T_{SD(shutdown)}$

6.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The current sourced from OUT is less than the current limit ($I_{OUT} < I_{CL(OUT)}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage was previously lowered than the enable low level threshold voltage and has not yet increased higher than the enable high level threshold or the $\overline{EN}$ pin is connected to ground

6.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout potentially result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(nom)} + V_{DO}$, directly after being in a normal regulation state, but not during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$), the output voltage overshoots for a short period of time while the device pulls the pass transistor back into the linear region.

6.4.4 Disabled

The output of the device is shutdown by forcing the voltage of the enable pin to be more than the minimum EN pin high-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The TPS766 LDO provides a very accurate output with high PSRR and excellent line and load transient performance and is capable of handling up to 250mA of the load current. Low quiescent current consumption makes the TPS766 designed for battery-powered applications. The TPS766 low dropout at a full load of 250mA helps extend the battery operation range.

7.2 Typical Application





図 7-1. Typical Application Circuit (Fixed-Voltage Version)



Dotted lines indicate an optional C_{FF} capacitor (new chip). See the *Feed-Forward Capacitor (C_{FF})* section.

図 7-2. Typical Application Circuit (Adjustable-Voltage Version)

Copyright © 2024 Texas Instruments Incorporated

表 7-1 lists the R_1 and R_2 resistor values for the adjustable-voltage version.

表 7-1. Adjustable Output Voltage for Resistors R_1 and R_2

OUTPUT VOLTAGE	R_1 (kΩ)	R_2 (kΩ)
2.5V	174	169
3.3V	287	169
3.6V	324	169
4.0V	383	169
5.0V	523	169

7.2.1 Design Requirements

表 7-2 summarizes the design requirements of 表 7-1.

表 7-2. Design Parameters

PARAMETER	VALUE
Input voltage (V_{IN})	12V
Output voltage (V_{OUT})	3.3V
Output current (I_L)	100mA
Enable voltage ($\overline{EN}$)	0V
Weak pullup resistor for the PG pin	250kΩ

7.2.2 Detailed Design Procedure

7.2.2.1 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2, according to the following equation:

$$V_{OUT} = V_{REF} \times (1 + R_1 / R_2) \quad (2)$$

where:

- V_{REF} = 1.224V (typ) for the internal reference voltage

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100 times the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \leq V_{OUT} / (I_{FB} \times 100) \quad (3)$$

In 表 7-1, examples of R_1 and R_2 values are given for different output voltage options with a feedback divider current designed at 7µA.

7.2.2.2 Recommended Capacitor Types

The device (new chip) is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors discussed in the *セクション 5.3* table account for an effective capacitance of approximately 50% of the nominal value.

Copyright © 2024 Texas Instruments Incorporated

7.2.2.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω. Use a higher value capacitor if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

As with most low-dropout regulators, the TPS766 requires an output capacitor connected between OUT and GND to stabilize the internal control loop.

Legacy chip: The minimum recommended capacitance value is 4.7µF and the equivalent series resistance (ESR) is between 300mΩ and 20Ω. Capacitor values of 4.7µF or larger are acceptable, provided the ESR is less than 20Ω. Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided these capacitors meet the requirements described previously. Ceramic capacitors, with series resistors sized to meet the previously described requirements, are another option.

New chip: The device is designed to be stable using low ESR ceramic capacitors at the input and output. The minimum recommended capacitance value is 2.2µF and the ESR range is up to 2Ω. The supported ESR range depends on the output capacitance, operating junction temperature, and load current conditions. The *Typical Characteristics: Supported ESR Range* describes the supported ESR range in regards to the output capacitance across temperature for the supported load current range.

Dynamic performance of the device is improved by using an output capacitor. Use an output capacitor within the range specified in the *セクション 5.3* table for stability.

7.2.2.4 Reverse Current

Excessive reverse current potentially damages this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current occur are outlined in this section, all of which potentially exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3V$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

図 7-3 shows one approach for protecting the device.

Copyright © 2024 Texas Instruments Incorporated




図 7-3. Example Circuit for Reverse Current Protection Using a Schottky Diode

7.2.2.5 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, connect a feed-forward capacitor (C_{FF}) from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. If a higher capacitance C_{FF} is used, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

C_{FF} and R_1 form a zero in the loop gain at frequency f_Z, while C_{FF}, R_1, and R_2 form a pole in the loop gain at frequency f_P. Calculate the C_{FF} zero and pole frequencies from the following equations:

$$f_Z = 1 / (2 \times \pi \times C_{FF} \times R_1) \quad (4)$$

$$f_P = 1 / (2 \times \pi \times C_{FF} \times (R_1 \parallel R_2)) \quad (5)$$

$C_{FF} \geq 10pF$ is required for stability if the feedback divider current is less than 5µA. The following equation calculates the feedback divider current.

$$I_{FB_Divider} = V_{OUT} / (R_1 + R_2) \quad (6)$$

To avoid start-up time increases from C_{FF}, limit the product $C_{FF} \times R_1 < 50µs$.

For an output voltage of 1.224V with the FB pin tied to the OUT pin, no C_{FF} is used.

Copyright © 2024 Texas Instruments Incorporated

7.2.2.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. Place few or no other heat-generating devices that cause added thermal stress in the PCB area around the regulator.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} – V_{OUT}) \times I_{OUT} \quad (7)$$

注

Minimize power dissipation, and therefore achieve greater efficiency, by correctly selecting the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (8)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information (New Chip)* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the *An empirical analysis of the impact of board layout on LDO thermal performance* application note, $R_{\theta JA}$ is improved by 35% to 55% compared to the *Thermal Information (New Chip)* table value by optimizing the PCB board layout.

7.2.2.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information (New Chip)* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \psi_{JT} \times P_D \quad (9)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \psi_{JB} \times P_D \quad (10)$$

Copyright © 2024 Texas Instruments Incorporated

where:

- T_B is the PCB surface temperature measured 1mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

7.2.3 Application Curves




図 7-4. TPS76633 Line Transient Response (Legacy Chip)




図 7-5. TPS76633 Line Transient Response (New Chip)




図 7-6. TPS76633 Line Transient Response (New Chip)




図 7-7. TPS76633 Load Transient Response (Legacy Chip)




図 7-8. TPS76633 Load Transient Response (New Chip)




図 7-9. TPS76633 Load Transient Response (New Chip)

Copyright © 2024 Texas Instruments Incorporated

7.2.3 Application Curves (continued)






図 7-10. TPS76633 Output Voltage vs Time (Legacy Chip)




Start-up with $\overline{EN}$ sequencing

図 7-11. TPS76633 Output Voltage vs Time (New Chip)




Start-up with $\overline{EN}$ sequencing

図 7-12. TPS76633 Output Voltage vs Time (New Chip)



Start-up with V_{IN} sequencing

図 7-13. TPS76633 Output Voltage vs Time (New Chip)



Start-up with V_{IN} sequencing

図 7-14. TPS76633 Output Voltage vs Time (New Chip)

7.3 Power Supply Recommendations

The TPS766 is designed to operate from an input voltage supply range between 2.5V and 16V (new chip). The input voltage range provides adequate headroom for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.

Copyright © 2024 Texas Instruments Incorporated

7.4 Layout

7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed circuit board (PCB) and as near as practical to the respective LDO pin connections. Place ground return connections for the input and output capacitors as close to the GND pin as possible, using wide, component-side, copper planes. Do not use vias and long traces to create LDO circuit connections to the input capacitor, output capacitor, or the resistor divider because this practice negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane serves to design for the accuracy of the output voltage and shield the LDO from noise.

7.4.2 Layout Example




図 7-15. Fixed Version Example Layout

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed in this section.

8.1 Documentation Support

8.1.1 Device Nomenclature

表 8-1. Device Nomenclature(1)(2)

PRODUCT	V_{OUT}
TPS766**xxyz** Legacy chip	**xx** is the nominal output voltage (for example, 33 = 3.3V, 01 = adjustable). **y** is the package designator. **z** is the package quantity.
TPS766**xxyz M3** New chip	**xx** is the nominal output voltage (for example, 33 = 3.3V, 01 = adjustable). **yyy** is the package designator. **z** is the package quantity. **M3** is a suffix designator for new chip redesigns on the latest TI process technology.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Output voltages from 1.25V to 12V are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Copyright © 2024 Texas Instruments Incorporated

Changes from Revision D (December 2023) to Revision E (March 2024) **Page**

- Changed ESD ratings for the new chip..... 5
- Changed > to ≥ for inclusion of 3.3 V in the output range..... 7

Copyright © 2024 Texas Instruments Incorporated

Changes from Revision C (January 2009) to Revision D (December 2023) **Page**

- ドキュメント全体にわたって表、図、相互参照の採番方法を更新 1
- 「アプリケーション」、「ESD 定格」、「熱に関する情報」、「概要」、「機能説明」、「デバイスの機能モード」、「アプリケーションと実装」、「電源に関する推奨事項」、「レイアウト」、「デバイスおよびドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」の各セクションおよび「パッケージ情報」表を追加 1
- 現在のファミリ形式に合わせてドキュメント全体を変更 1
- ドキュメントに M3 デバイスを追加 1
- Added *Device Nomenclature* section 34

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS76601D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76601
TPS76601D.A	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76601
TPS76601DG4	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	See TPS76601D	76601
TPS76601DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76601
TPS76601DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76601
TPS76615D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76615
TPS76615D.A	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76615
TPS76615DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76615
TPS76615DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76615
TPS76618D	NRND	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76618
TPS76618D.A	NRND	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76618
TPS76618DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76618
TPS76618DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76618
TPS76618DRG4	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76618
TPS76618DRG4.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76618
TPS76625D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76625
TPS76625D.A	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76625
TPS76625DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76625
TPS76625DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76625
TPS76628D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76628
TPS76628D.A	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76628
TPS76628DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76628
TPS76628DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76628
TPS76630D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76630
TPS76630D.A	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76630
TPS76633D	Obsolete	Production	SOIC (D) | 8	-	-	Call TI	Call TI	-40 to 125	76633
TPS76633DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76633
TPS76633DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76633
TPS76633DRM3	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76633

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS76633DRM3.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76633
TPS76650D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	76650
TPS76650D.A	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76650
TPS76650DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	76650
TPS76650DR.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76650
TPS76650DRG4	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TPS76650DR	76650
TPS76650DRM3	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76650
TPS76650DRM3.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76650

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76601DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76615DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76618DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76618DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76625DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76628DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76633DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76633DRM3	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76650DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76650DRM3	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76601DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76615DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76618DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS76618DRG4	SOIC	D	8	2500	353.0	353.0	32.0
TPS76625DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76628DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76633DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS76633DRM3	SOIC	D	8	3000	353.0	353.0	32.0
TPS76650DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS76650DRM3	SOIC	D	8	3000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS76601D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76601D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS76601DG4	D	SOIC	8	75	505.46	6.76	3810	4
TPS76615D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76615D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS76618D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76618D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS76625D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76625D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS76628D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76628D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS76630D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76630D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS76650D	D	SOIC	8	75	505.46	6.76	3810	4
TPS76650D.A	D	SOIC	8	75	505.46	6.76	3810	4




PACKAGE OUTLINE

D0008A


SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月