







**TPS82130** 

JAJSGH9F - FEBRUARY 2016 - REVISED JANUARY 2023


# TPS82130 インダクタ統合型 17V 入力、3A 降圧コンバータ MicroSiP™ パワ・ モジュール

# 1 特長

- 3mm × 2.8mm × 1.5mm の MicroSiP パッケージ
- 入力電圧範囲:3V~17V
- 連続出力電流:3A
- DCS-Control トポロジ
- パワーセーブ・モードによる軽負荷時の効率向上
- 動作時の静止電流:20µA
- 可変出力電圧範囲:0.9V~6V
- 100% デューティ・サイクル動作による最小のドロップ アウト電圧
- パワー・グッド出力
- ソフト・スタートアップをトラッキング付きでプログラム可
- サーマル・シャットダウン保護機能
- -40°C~125°Cの動作温度範囲
- 中国語のデータシートが利用可能です
- WEBENCH® Power Designer により、TPS82130 を 使用するカスタム設計を作成

# 2 アプリケーション

- 産業用アプリケーション
- テレコムおよびネットワーク・アプリケーション
- ソリッドステート・ドライブ



1.8V 出力のアプリケーションの概略回路図

## 3 概要

TPS82130 は、小さいソリューション・サイズと高い効率を 実現できるように最適化された 17V 入力、3A 降圧コンバ ータ MicroSiP パワー・モジュールです。このモジュール には同期整流降圧コンバータとインダクタが組み込まれて いるため、設計の簡素化、外付け部品の低減、PCB 面積 の削減が可能です。薄く小型のソリューションなので、標 準の表面実装機による自動組み立てに適しています。


最大の効率を実現するため、このコンバータは公称スイッ チング周波数

2MHz の PWM モードで動作し、負荷電流が小さいときに は自動的にパワーセーブ・モードの動作に移行します。パ ワーセーブ・モードでは、20µA (標準値) の静止電流で動 作します。このデバイスは DCS-Control トポロジを使用し て、非常に優れた負荷過渡性能と、出力電圧の正確なレ ギュレーションを実現しています。

#### パッケージ情報

		~
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TPS82130	SIL (µSiL、8)	3.00mm × 2.80mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



12V 入力電圧の効率



# **Table of Contents**

1 特長	1	7.4 Device Functional Modes	
2 アプリケーション		8 Application and Implementation	<mark>1</mark> 1
3 概要		8.1 Application Information	11
4 Revision History		8.2 Typical Applications	
5 Pin Configuration and Functions		8.3 Power Supply Recommendations	17
6 Specifications		8.4 Layout	17
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	18
6.2 ESD Ratings		9.1 Device Support	18
6.3 Recommend Operating Conditions		9.2 Documentation Support	18
6.4 Thermal Information		9.3ドキュメントの更新通知を受け取る方法	18
6.5 Electrical Characteristics	5	9.4 サポート・リソース	18
6.6 Typical Characteristics		9.5 Trademarks	18
7 Detailed Description		9.6 用語集	18
7.1 Overview		9.7 静電気放電に関する注意事項	
7.2 Functional Block Diagram		10 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	20
·			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision E (October 2021) to Revision F (January 2023)	Page
<ul><li>中国語に翻訳されたデータシートにハイパーリンクを追加</li></ul>	1
• 商標の情報を更新	1
Added Documentation Support section	
Changes from Revision D (November 2018) to Revision E (October 2021)	Page
- 文書全体にわたって表、図、相互参照の採番方法を更新	1
3 - 2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	

# **5 Pin Configuration and Functions**




図 5-1. SIL 8-Pin µSiL Package (SIL0008C Top View)

表 5-1. Pin Functions

	PIN	I/O	DESCRIPTION		
NAME			DESCRIPTION		
EN	1	I	Enable pin. Pull High to enable the device. Pull Low to disable the device. This pin has an internal pulldown resistor of typically 400 k $\Omega$ when the device is disabled.		
VIN	2	PWR	Input pin		
GND	3		Ground pin		
VOUT	4, 5	PWR	Output pin		
FB	6	I	Feedback reference pin. An external resistor divider connected to this pin programs the output voltage.		
PG	7	0	Power-good open-drain output pin. A pullup resistor can be connected to any voltage less than 6 V. Leave this pin open if it is not used.		
SS/TR	8	I	Soft start-up and voltage tracking pin. An external capacitor connected to this pin sets the internal reference voltage rising time.		
Exposed Thern	nal Pad		The exposed thermal pad must be connected to the GND pin. Must be soldered to achieve appropriate power dissipation and mechanical reliability.		



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

		MIN	MAX	UNIT
	VIN	-0.3	20	
Voltage at pins <sup>(1)</sup> (2)	EN, SS/TR	-0.3	V <sub>IN</sub> + 0.3	V
Voltage at pills (7)	PG, FB	-0.3	7	V
	VOUT	0	7	
Sink current <sup>(1)</sup>	PG		10	mA
Module operating temperature <sup>(1)</sup>		-40	125	°C
Storage temperature <sup>(1)</sup>		<b>-</b> 55	125	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommend Operating Conditions**

Over operating free-air temperature range, unless otherwise noted.

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	3	17	V
$V_{PG}$	Power good pull-up resistor voltage		6	V
V <sub>OUT</sub>	Output voltage	0.9	6	V
I <sub>OUT</sub>	Output current	0	3	Α
T <sub>J</sub>	Module operating temperature range for 100,000 hours lifetime <sup>(1)</sup>	-40	110	°C

<sup>(1)</sup> The module operating temperature range includes module self temperature rise and IC junction temperature rise. In applications where high power dissipation is present, the maximum operating temperature or maximum output current must be derated. For applications where the module operates continuously at 125 °C temperature, the maximum lifetime is reduced to 50,000 hours.

#### 6.4 Thermal Information

	THERMAL METRIC(1)	TPS82130 (JEDEC 51-5)	TPS82130EVM-720	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.2	46.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	9.4	9.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.4	14.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.2	14.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	21.3	21.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report. Theta-JA can be improved with a custom PCB design containing thermal vias where possible.

Product Folder Links: TPS82130

<sup>(2)</sup> All voltage values are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.


# **6.5 Electrical Characteristics**

 $T_J = -40^{\circ}\text{C}$  to 125°C and  $V_{IN} = 3.0 \text{ V}$  to 17 V. Typical values are at  $T_J = 25^{\circ}\text{C}$  and  $V_{IN} = 12 \text{ V}$ , unless otherwise noted.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y						
IQ	Quiescent current into VIN	No load, device no	ot switching		20	35	μA
I <sub>SD</sub>	Shutdown current into VIN	EN = Low			1.5	7.4	μA
ISD VUVLO TJSD LOGIC VIH VIL IIKB(EN) CONTE ISS/TR VPG VPG,OL IIKB(PG) OUTPU VFB	Lindow (altage legicout threehold	V <sub>IN</sub> falling		2.6	2.7	2.8	V
VUVLO	Undervoltage lockout threshold	V <sub>IN</sub> rising		2.8	2.9	3.0	V
т	Thermal shutdown threshold	T <sub>J</sub> rising			160		°C
JSD	T <sub>J</sub> falling  DGIC INTERFACE (EN)  H High-level input voltage L Low-level input voltage						°C
LOGIC	INTERFACE (EN)						
$V_{IH}$	High-level input voltage			0.9	0.65		V
$V_{IL}$	Low-level input voltage				0.45	0.3	V
$I_{lkg(EN)}$	1	EN = High	N = High				μΑ
CONTR	ROL (SS/TR, PG)						
I <sub>SS/TR</sub>	SS/TR pin source current			2.1	2.5	2.8	μΑ
\/	Dower good threshold	V <sub>OUT</sub> rising, referenced to V <sub>OUT</sub> nominal			95%	99%	
VPG	Power-good threshold	V <sub>OUT</sub> falling, referenced to V <sub>OUT</sub> nominal			90%	94%	
$V_{PG,OL}$	Power-good low-level voltage	I <sub>sink</sub> = 2 mA		0.1	0.3	V	
I <sub>lkg(PG)</sub>	Input leakage current into the PG pin	V <sub>PG</sub> = 1.8 V		1	400	nA	
OUTPL	JT						
		PWM mode		785	800	815	mV
V	Feedback regulation voltage	r www mode	T <sub>J</sub> = 0°C to 85°C	788	800	812	
<b>v</b> FB	r eedback regulation voltage	PSM	C <sub>OUT</sub> = 22 μF	785	800	823	
		FSIVI	$C_{OUT} = 2 \times 22 \mu F, T_J = 0^{\circ}C \text{ to } 85^{\circ}C$	788	800	815	
I <sub>lkg(FB)</sub>	Feedback input leakage current	V <sub>FB</sub> = 0.8 V			1	100	nA
	Line regulation	I <sub>OUT</sub> = 1 A, V <sub>OUT</sub> =	1.8 V		0.002		%/V
	Load regulation	$I_{OUT} = 0.5 A \text{ to } 3 A$	a, V <sub>OUT</sub> = 1.8 V		0.12		%/A
POWE	R SWITCH						
	High-side FET on-resistance	$I_{SW}$ = 500 mA, $V_{IN}$	≥ 6 V		90	170	
R <sub>DS(on</sub>	riigii-side i E i Oil-resistance	I <sub>SW</sub> = 500 mA, V <sub>IN</sub> = 3 V			120		mΩ
)	Low-side FET on-resistance	I <sub>SW</sub> = 500 mA, V <sub>IN</sub> ≥ 6 V			40	70	
	Low-side i E i on-resistance	I <sub>SW</sub> = 500 mA, V <sub>IN</sub> = 3 V			50		
R <sub>DP</sub>	Dropout resistance	100% mode, V <sub>IN</sub> ≥	6 V		125		mΩ
אטיי	Dropout resistance	100% mode, V <sub>IN</sub> = 3 V			160		11132
I <sub>LIMF</sub>	High-side FET switch current limit	$V_{IN} = 6 \text{ V}, T_A = 25^{\circ}$	°C	3.6	4.2	4.9	Α
f <sub>SW</sub>	PWM switching frequency	I <sub>OUT</sub> = 1 A, V <sub>OUT</sub> =	1.8 V		2.0		MHz



# **6.6 Typical Characteristics**




# 7 Detailed Description

#### 7.1 Overview

The TPS82130 synchronous step-down converter MicroSiP power module is based on DCS-Control (Direct Control with Seamless transition into power save mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in PSM (power save mode) at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.0 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the quiescent current of the IC to achieve high efficiency over the entire load current range. DCS-Control supports both operation modes using a single building block and therefore has a seamless transition from PWM to PSM without effects on the output voltage. The TPS82130 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 PWM and PSM Operation

The TPS82130 includes an on-time ( $t_{ON}$ ) circuitry.  $t_{ON}$ , in steady-state operation in PWM and PSM modes, is estimated as:

$$t_{ON} = 500 \text{ns} \times \frac{V_{OUT}}{V_{IN}} \tag{1}$$

In PWM mode, the TPS82130 operates with pulse width modulation in continuous conduction mode (CCM) with a  $t_{ON}$  shown in  $\not \equiv 1$  at medium and heavy load currents. A PWM switching frequency of typically 2.0 MHz is

Copyright © 2023 Texas Instruments Incorporated



achieved by this  $t_{ON}$  circuitry. The device operates in PWM mode as long as the output current is higher than half of the ripple current of the inductor estimated by  $\stackrel{>}{\atop_{\sim}} 2$ .

$$\Delta I_{L} = t_{ON} \times \frac{V_{IN} - V_{OUT}}{L} \tag{2}$$

To maintain high efficiency at light loads, the device enters power save mode seamlessly when the load current decreases. This happens when the load current becomes smaller than half of the ripple current of the inductor. In PSM, the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency. PSM is also based on the ton circuitry. The switching frequency in PSM is estimated as:

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(3)

In PSM, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance. The output voltage accuracy in PSM operation is reflected in セクション 6.5 and given for a 22-µF output capacitor.

For very small output voltages, an absolute minimum on time of approximately 80 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Also, the off time can reach its minimum value at high duty cycles. The output voltage remains regulated in such cases.

When  $V_{IN}$  decreases to typically 15% above  $V_{OUT}$ , the TPS82130 cannot enter power save mode, regardless of the load current. The device maintains output regulation in PWM mode.

#### 7.3.2 Low Dropout Operation (100% Duty Cycle)

The TPS82130 offers a low input to output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times R_{DP}$$
(4)

where

- $R_{DP}$  = Resistance from  $V_{IN}$  to  $V_{OUT}$ , including high-side FET on-resistance and DC resistance of the inductor
- V<sub>OUT(min)</sub> = Minimum output voltage the load can accept

# 7.3.3 Switch Current Limit

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current can occur with a heavy load/shorted output circuit condition. If the inductor peak current reaches the switch current limit after a propagation delay of typically 30 ns, the high-side FET is turned off and the low-side FET is turned on to ramp down the inductor current.

#### 7.3.4 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is implemented, which shuts down the device at voltages lower than  $V_{UVLO}$  with a hysteresis of 200 mV.

#### 7.3.5 Thermal Shutdown

The device goes into thermal shutdown and stops switching once the junction temperature exceeds  $T_{JSD}$ . After the device temperature falls below the threshold by  $20^{\circ}$ C, the device returns to normal operation automatically.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 7.4 Device Functional Modes

#### 7.4.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic High. Accordingly, shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 1.5 µA.

An internal 400- $k\Omega$  pulldown resistor is connected to the EN pin when the EN pin is Low. The pulldown resistor is disconnected when the EN pin is High.

#### 7.4.2 Soft Start-Up (SS/TR)

The internal voltage clamp controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. When the EN pin is pulled high, the device starts switching after a delay of typically 55 µs and the output voltage rises with a slope controlled by an external capacitor connected to the SS/TR pin. Using a very small capacitor or leaving the SS/TR pin floating provides the fastest start-up time.

The TPS82130 is able to start into a pre-biased output capacitor. During the pre-biased start-up, both the power MOSFETs are not allowed to turn on until the internal voltage clamp sets an output voltage above the pre-bias voltage.

When the device is in shutdown, undervoltage lockout, or thermal shutdown, the capacitor connected to the SS/TR pin is discharged by an internal resistor. Returning from those states causes a new start-up sequence.

#### 7.4.3 Voltage Tracking (SS/TR)

The SS/TR pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in  $\boxtimes$  7-1.




図 7-1. Output Voltage Tracking

When the SS/TR pin voltage is between 50 mV and 1.2 V, the VOUT2 tracks the VOUT1 as described in 式 5.

$$\frac{V_{OUT2}}{V_{OUT1}} \approx 0.64 \times \frac{R2}{R1 + R2} \times \frac{R3 + R4}{R4}$$
(5)

When the SS/TR pin voltage is above 1.2 V, the voltage tracking is disabled and the FB pin voltage is regulated at 0.8 V. To decrease the SS/TR pin voltage, the device does not sink current from the output, so the resulting decreases of the output voltage can be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is VIN + 0.3 V.

Details about tracking and sequencing circuits are found in the Sequencing and Tracking With the TPS621-Family and TPS821-Family Application Report.

Copyright © 2023 Texas Instruments Incorporated

# 7.4.4 Power-Good Output (PG)

The device has a power-good (PG) output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 2 mA. The power good output requires a pullup resistor connecting to any voltage rail less than 6 V.

The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin floating when it is not used. 表 7-1 shows the PG pin logic.

表 7-1. Power Good Pin Logic

DEVICE	STATE	PG LOGIC STATUS			
DEVICE	SIAIE	HIGH IMPEDANCE	LOW		
Enable (EN=High)	V <sub>FB</sub> ≥ V <sub>TH_PG</sub>	V			
Litable (Liv-riigir)	V <sub>FB</sub> ≤ V <sub>TH_PG</sub>		V		
Shutdown (EN = Low)			V		
UVLO	0.7 V < V <sub>IN</sub> < V <sub>UVLO</sub>		V		
Thermal Shutdown	T <sub>J</sub> > T <sub>SD</sub>		V		
Power Supply Removal	V <sub>IN</sub> < 0.7 V	√			

Product Folder Links: TPS82130

# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

# 8.1 Application Information

The output voltage of the TPS82130 is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

## 8.2 Typical Applications

#### 8.2.1 1.8-V Output Application




図 8-1. 1.8-V Output Application

#### 8.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMETER

Input voltage range

Output voltage

Output ripple voltage

Output current rating

EXAMPLE VALUE

1.8 V

2.0 mV

表 8-1. Design Parameters

The components used for measurements are given in the following table.

表 8-2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10 μF, 25 V, X7R, ±20%, size 1206, C3216X7R1E106M160AE	TDK
C2	22 μF, 10 V, ±20%, X7S, size 0805, C2012X7S1A226M125AC	TDK
С3	3300 pF, 50 V, ±5%, C0G/NP0, size 0603, GRM1885C1H332JA01D	Murata
R1, R2, R3	Standard	

#### 8.2.1.2 Detailed Design Procedure

# 8.2.1.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TPS82130 device with the WEBENCH Power Designer.

Copyright © 2023 Texas Instruments Incorporated

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub>, and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance
  - Run thermal simulations to understand the thermal performance of your board
  - Export your customized schematic and layout into popular CAD formats
  - Print PDF reports for the design, and share your design with colleagues
- 5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.1.2.2 Setting the Output Voltage

The output voltage is set by an external resistor divider according to  $\pm$  6:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
 (6)

R2 must not be higher than 100 k $\Omega$  to achieve high efficiency at light load while providing acceptable noise sensitivity. Larger currents through R2 improve noise sensitivity and output voltage accuracy. Z 8-1 shows the external resistor divider value for a 1.8-V output. Choose appropriate resistor values for other outputs.

In case the FB pin gets opened, the device clamps the output voltage at the VOUT pin internally to approximately 7 V.

#### 8.2.1.2.3 Input and Output Capacitor Selection

For the best output and input voltage filtering, low-ESR ceramic capacitors are required. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes, and provides a stable system rail for the device. A 10-μF or larger input capacitor is required. The output capacitor value can range from 22 μF up to more than 400 µF. Higher values are possible as well and can be evaluated through the transient response. TI recommends larger soft start times for higher output capacitances.

High capacitance ceramic capacitors have a DC bias effect, which have a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

#### 8.2.1.2.4 Soft Start-Up Capacitor Selection


A capacitance connected between the SS/TR pin and the GND allows programming the start-up slope of the output voltage. A constant current of 2.5 µA charges the external capacitor. The capacitance required for a given soft start-up time for the output voltage is given by:

$$C_{SS/TR} = t_{SS/TR} \times \frac{I_{SS/TR}}{1.25V}$$
 (7)


Product Folder Links: TPS82130


# 8.2.1.3 Application Performance Curves

 $T_A = 25$ °C,  $V_{IN} = 12$  V,  $V_{OUT} = 1.8$  V, unless otherwise noted.














# 8.3 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3 V and 17 V. The average input current of the TPS82130 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$
(8)

Ensure that the power supply has a sufficient current rating for the applications.

#### 8.4 Layout

## 8.4.1 Layout Guidelines

- TI recommends placing all components as close as possible to the IC. The input capacitor placement specifically must be closest to the VIN and GND pins of the device.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- To enhance heat dissipation of the device, the exposed thermal pad must be connected to bottom or internal layer ground planes using vias.
- Refer to 🗵 8-25 for an example of component placement, routing, and thermal design.

#### 8.4.2 Layout Example




図 8-25. TPS82130 PCB Layout

#### 8.4.3 Thermal Consideration

The output current of the TPS82130 must be derated when the device operates in a high ambient temperature or delivers high output power. The amount of current derating is dependent upon the input voltage, output power, PCB layout design, and environmental thermal condition. Care must especially be taken in applications where the localized PCB temperature exceeds 65°C.

The TPS82130 module temperature must be kept less than the maximum rating of 125°C. Three basic approaches for enhancing thermal performance are below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the TPS82130 to the PCB.
- Introduce airflow into the system.

To estimate approximate module temperature of TPS82130, apply the typical efficiency stated in this data sheet to the desired application condition to find the power dissipation of the module. Then, calculate the module temperature rise by multiplying the power dissipation by its thermal resistance. For more details on how to use the thermal parameters in real applications, see the *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs application report* and *Semiconductor and IC Package Thermal Metrics application report*.

Copyright © 2023 Texas Instruments Incorporated



# 9 Device and Documentation Support

# 9.1 Device Support

#### 9.1.1 Development Support

## 9.1.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 9.1.1.2 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TPS82130 device with the WEBENCH Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub>, and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance
  - Run thermal simulations to understand the thermal performance of your board
  - · Export your customized schematic and layout into popular CAD formats
  - · Print PDF reports for the design, and share your design with colleagues
- 5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs application report
- Texas Instruments, Sequencing and Tracking With the TPS621-Family and TPS821-Family application report

#### 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 9.5 Trademarks

MicroSiP<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

# 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



# 9.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

Copyright © 2023 Texas Instruments Incorporated



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

SIL0008D

# **PACKAGE OUTLINE**

# MicroSiP™ - 1.53 mm max height

MICRO SYSTEM IN PACKAGE



## NOTES:

MicroSiP is a trademark of Texas Instruments

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Pick and place nozzle Ø 1.3 mm or smaller recommended.

  4. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




# **EXAMPLE BOARD LAYOUT**

# **SIL0008D**

MicroSiP <sup>™</sup> - 1.53 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


www.ti.com

# **EXAMPLE STENCIL DESIGN**

# **SIL0008D**

# MicroSiP ™ - 1.53 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS82130SILR	Active	Production	uSiP (SIL)   8	3000   LARGE T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	H6
TPS82130SILR.A	Active	Production	uSiP (SIL)   8	3000   LARGE T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	H6
TPS82130SILR.B	Active	Production	uSiP (SIL)   8	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS82130SILT	Active	Production	uSiP (SIL)   8	250   SMALL T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	H6
TPS82130SILT.A	Active	Production	uSiP (SIL)   8	250   SMALL T&R	Yes	NIAU	Level-2-260C-1 YEAR	-40 to 125	H6
TPS82130SILT.B	Active	Production	uSiP (SIL)   8	250   SMALL T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 9-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Jun-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82130SILR	uSiP	SIL	8	3000	330.0	12.4	3.05	3.25	1.68	8.0	12.0	Q1
TPS82130SILT	uSiP	SIL	8	250	178.0	13.2	3.05	3.25	1.68	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 6-Jun-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82130SILR	uSiP	SIL	8	3000	383.0	353.0	58.0
TPS82130SILT	uSiP	SIL	8	250	223.0	194.0	35.0

# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月