

TS3L110 クワッド SPDT 高帯域幅 10/100 Base-T LAN スイッチ 差動 8:4 マルチプレクサ/デマルチプレクサ

1 特長

- 広い帯域幅 (標準値 BW = 500MHz)
- 小さいクロストーク (標準値 $X_{TALK} = -30\text{dB}$)
- 伝播遅延がゼロに近い双方向データ・フロー
- 低くフラットなオン抵抗
($r_{on} = 4\Omega$ (標準値)、 $r_{on(Flat)} = 1\Omega$)
- データ I/O ポートでのスイッチング (0~5V)
- 3V~3.6V の範囲の V_{CC} で動作
- I_{off} により部分的パワーダウン・モード動作をサポート
- データおよび制御入力にアンダーシュート・クランプ・ダイオードを内蔵
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- ESD 性能は JESD 22 に準拠しテスト済み
 - 2000V、人体モデル (A114-B、クラス II)
 - 1000V、デバイス帯電モデル (C101)
- 10 Base-T と 100 Base-T の両方の信号処理に最適

このデバイスは、 I_{off} を使用する部分的パワーダウン・アプリケーション用に完全に動作が規定されています。 I_{off} 機能により、パワーダウン時に損傷を引き起こすような電流がデバイスに逆流しないことが保証されます。デバイスは、電源オフ時は絶縁されています。

電源オンまたは電源オフ時に確実に高インピーダンス状態になるように、 $\bar{E}$ はプルアップ抵抗経由で V_{CC} に接続します。この抵抗の最小値は、ドライバの電流シンク能力によって決定されます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ (公称)
TS3L110	SOIC (D) 16	9.90mm×3.91mm
	SSOP (DBQ) 16	4.90mm × 3.90mm
	TVSOP (DGV) 16	3.60mm × 4.40mm
	TSSOP (PW) 16	5.00mm×4.40mm
	VQFN (RGV) 16	4.00mm×4.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

2 アプリケーション


- 10 および 100 Base-T 信号のスイッチング

3 概要

TS3L110 ローカル・エリア・ネットワーク (LAN) スイッチは、1 つのスイッチ・イネーブル ($\bar{E}$) 入力を備えた 4 ビット 1:2 マルチプレクサ/デマルチプレクサです。 $\bar{E}$ が LOW のとき、スイッチはオンになり、I ポートは Y ポートに接続されます。 $\bar{E}$ が HIGH のとき、スイッチはオフになり、I と Y のポート間には高インピーダンス状態になります。セレクト (S) 入力は、マルチプレクサ/デマルチプレクサのデータ・パスを制御します。

TS3L110 デバイスを使用して、LAN アプリケーションの機械式リレーを置き換えることができます。このデバイスはオン抵抗 (r_{on}) が低くかつフラットで、帯域幅が広く、クロストークが小さいため、10/100 Base-T や他の各種 LAN アプリケーションに適しています。TS3L110 デバイスは、10/100 Base-T のイーサネット・トランシーバからの信号を、ラップトップやドッキング・ステーションの RJ-45 LAN コネクタへ転送するために使用できます。このデバイスは、チャネル間のスキューとクロストークが小さくなるよう設計されています。

ロジック図(正論理)



目次



1	特長	1	8.2	Functional Block Diagram	13
2	アプリケーション	1	8.3	Feature Description	13
3	概要	1	8.4	Device Functional Modes	13
4	改訂履歴	2	9	Application and Implementation	14
5	Pin Configuration and Functions	3	9.1	Application Information	14
6	Specifications	4	9.2	Typical Application	14
6.1	Absolute Maximum Ratings	4	10	Power Supply Recommendations	15
6.2	ESD Ratings	4	11	Layout	16
6.3	Recommended Operating Conditions	4	11.1	Layout Guidelines	16
6.4	Thermal Information	5	11.2	Layout Example	17
6.5	Electrical Characteristics	5	12	デバイスおよびドキュメントのサポート	18
6.6	Switching Characteristics	6	12.1	ドキュメントの更新通知を受け取る方法	18
6.7	Dynamic Characteristics	6	12.2	コミュニティ・リソース	18
6.8	Typical Characteristics	7	12.3	商標	18
7	Parameter Measurement Information	8	12.4	静電気放電に関する注意事項	18
8	Detailed Description	13	12.5	Glossary	18
8.1	Overview	13	13	メカニカル、パッケージ、および注文情報	18

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (May 2019) から Revision B に変更	Page
• Change pin 10 to IC ₁ , pin 11 to IC ₀ , pin 13 to ID ₁ , and pin 14 to ID ₀ in the <i>Pin Configuration and Functions</i>	3
2004年9月発行のものから更新	Page
• 「製品情報」表、「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NO.	
S	1	Select input
IA ₀	2	Data I/Os
IA ₁	3	Data I/Os
YA	4	Data I/Os
IB ₀	5	Data I/Os
IB ₁	6	Data I/Os
YB	7	Data I/Os
GND	8	Ground (0 V) reference
YC	9	Data I/Os
IC ₁	10	Data I/Os
IC ₀	11	Data I/Os
YD	12	Data I/Os
ID ₁	13	Data I/Os
ID ₀	14	Data I/Os
$\bar{E}$	15	Enable input
V _{CC}	16	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		–0.5	4.6	V
V_{IN}	Control input voltage range ⁽²⁾⁽³⁾		–0.5	7	V
$V_{I/O}$	Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾		–0.5	7	V
I_{IK}	Control input clamp current	$V_{IN} < 0$		–50	mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < 0$		–50	mA
$I_{I/O}$	ON-state switch current ⁽⁵⁾			±128	mA
	Continuous current through V_{CC} or GND			±100	mA
θ_{JA}	Package thermal impedance	D package ⁽⁶⁾		73	°C/W
		DBQ package ⁽⁶⁾		90	
		DGV package ⁽⁶⁾		120	
		PW package ⁽⁶⁾		108	
		RGY package ⁽⁷⁾		39	
T_{stg}	Storage temperature range		–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.
- (7) The package thermal impedance is calculated in accordance with JESD 51-5.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. e.

6.3 Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		3	3.6	V
V_{IH}	High-level control input voltage ($\bar{E}$, S)		2	5.5	V
V_{IL}	Low-level control input voltage ($\bar{E}$, S)		0	0.8	V
$V_{I/O}$	Input/output voltage		0	5.5	V
T_A	Operating free-air temperature		–40	85	°C

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3L110					UNIT
		D (SOIC)	DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGV (VQFN)	
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R _{JA}	Junction-to-ambient thermal resistance	92.0	114.5	139.3	111.5	50.8	°C/W
R _{JC(top)}	Junction-to-case (top) thermal resistance	52.3	60.5	57.4	42.0	48.1	°C/W
R _{JB}	Junction-to-board thermal resistance	50.3	58.2	73.7	57.8	26.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter	17.3	15.3	7.2	4.2	2.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	50.0	57.6	73.0	57.2	26.5	°C/W
R _{JC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	-	-	10.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application report](#).

6.5 Electrical Characteristics⁽¹⁾

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	$\bar{E}$, S	V _{CC} = 3.6 V, I _{IN} = −18 mA				−1.8	V
I _{IH}	$\bar{E}$, S	V _{CC} = 3.6 V, V _{IN} = 5.5 V				±1	μA
I _{IL}	$\bar{E}$, S	V _{CC} = 3.6 V, V _{IN} = GND				±1	μA
I _{off}		V _{CC} = 0, V _O = 0 to 5.5 V, V _I = 0				1	μA
I _{CC}		V _{CC} = 3.6 V, I _{I/O} = 0, Switch ON or OFF			0.7	1.5	mA
C _{in}	$\bar{E}$, S	f = 1 MHz, V _{IN} = 0			2.5	3.5	pF
C _{io(OFF)}	I port	V _I = 0, f = 1 MHz, Outputs open, Switch OFF			3.5	5	pF
	Y port	V _I = 0, f = 1 MHz, Outputs open, Switch OFF			5.5	7	
C _{io(ON)}	I or Y port	V _I = 0, f = 1 MHz, Outputs open, Switch ON			10.5	13	pF
r _{on}		V _{CC} = 3 V, 1.25 V ≤ V _I ≤ V _{CC} , I _O = −10 mA to −30 mA			4	8	Ω
r _{on(flat)} ⁽³⁾		V _{CC} = 3 V, V _I = 1.25 V and V _{CC} , I _O = −10 mA to −30 mA			1		Ω
Δr _{on} ⁽⁴⁾		V _{CC} = 3 V, 1.25 V ≤ V _I ≤ V _{CC} , I _O = −10 mA to −30 mA			0.9	2	Ω

- (1) V_I, V_O, I_I, and I_O refer to I/O pins. V_{IN} refers to the control inputs.
(2) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
(3) r_{on(flat)} is the difference of r_{on} in a given channel at specified voltages.
(4) Δr_{on} is the difference of r_{on} in a given device.

6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $R_L = 200 \, \Omega$, $C_L = 10 \text{ pF}$
(unless otherwise noted) (see [Figure 5](#) and [Figure 6](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd} ⁽²⁾	I or Y	Y or I		0.25		ns
t_{PZH} , t_{PZL}	$\bar{E}$ or S	I or Y	0.5		7	ns
t_{PHZ} , t_{PLZ}	$\bar{E}$ or S	I or Y	0.5		5	ns
$t_{sk(p)}$ ⁽³⁾	I or Y	Y or I		0.1	0.2	ns

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
 (2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
 (3) Skew between opposite transitions of the same output $|t_{PHL} - t_{PLH}|$. This parameter is not production tested.

6.7 Dynamic Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP ⁽¹⁾	UNIT
X_{TALK}	$R_L = 100 \, \Omega$,	$f = 250 \text{ MHz}$,	See Figure 7	–26	dB
O_{IRR}	$R_L = 100 \, \Omega$,	$f = 250 \text{ MHz}$,	See Figure 8	–28	dB
BW	$R_L = 100 \, \Omega$,		See Figure 6	500	MHz

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

6.8 Typical Characteristics




Figure 1. Gain and Phase vs Frequency




Figure 2. OFF Isolation vs Frequency




Figure 3. Crosstalk vs Frequency






Figure 4. Output Voltage and ON-State Resistance vs Input Voltage

7 Parameter Measurement Information



TEST	V _{CC}	S1	R _L	V _I	C _L	V _Δ
t _{PLZ} /t _{PZL}	3.3 V ± 0.3 V	2 x V _{CC}	200 (Ω)	GND	10 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 (Ω)	V _{CC}	10 pF	0.3 V




**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PLZ} and t_{PHH} are the same as t_{en}.

Figure 5. Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)



TEST	V _{CC}	S1	R _L	V _{IN} (see Note B)	C _L
t _{sk(p)}	3.3 V ± 0.3 V	GND	200 Ω	V _{CC} or GND	10 pF




**VOLTAGE WAVEFORMS
PULSE SKEW [t_{sk(p)}]**

- A. C_L includes probe and jig capacitance.
- B. Switch is ON during the measurement of t_{sk(p)}, that is, voltage at E = 0 and S = V_{CC} or GND.

Figure 6. Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)



A. C_L includes probe and jig capacitance.


Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_S = 0$, $V_E = 0$, and YA is the input, the output is measured at IA_0 . All unused analog I/O ports are left open.

HP8753ES Setup

- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35\text{ V}$
- ST = 2 s
- P1 = 0 dBm

Parameter Measurement Information (continued)



- A. C_L includes probe and jig capacitance.
B. A 50- Ω termination resistor is needed to match the loading of the network analyzer


Figure 8. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_S = 0$, $V_E = 0$, and YA is the input, the output is measured at IB_0 . All unused analog input (Y) ports are connected to GND, and output (I) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES Setup

- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35$ V
- ST = 2 s
- P1 = 0 dBm

Parameter Measurement Information (continued)



A. C_L includes probe and jig capacitance.

B. A 50- Ω termination resistor is needed to match the loading of the network analyzer

Figure 9. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_S = V_{CC}$, $V_E = 0$, and YA is the input, the output is measured at IA_0 . All unused analog input (Y) ports are left open, and output (I) ports are connected to GND through 50- Ω pulldown resistors.

HP8753FS Setup


- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35\text{ V}$
- ST = 2 s
- P1 = 0 dBm

8 Detailed Description

8.1 Overview

The TI TS3L110 LAN switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable ($\bar{E}$) input. When $\bar{E}$ is low, the switch is enabled, and the I port is connected to the Y port. When $\bar{E}$ is high, the switch is disabled, and the high-impedance state exists between the I and Y ports. The select (S) input controls the data path of the multiplexer/demultiplexer.

8.2 Functional Block Diagram



8.3 Feature Description

I_{off} supports Partial-Power-Down Mode Operation.

The TS3L110 device ensures the signal path is high impedance state when $V_{CC} = 0$ V.

8.4 Device Functional Modes

The TS3L110 supports a power down mode which reduces the current consumption of the device and places all the signal paths in a high impedance state. To place the TS3L100 in power down mode, set the $\bar{E}$ pin with a logic high voltage as seen in Table 1.

Table 1. Function Table

INPUTS		INPUT/OUTPUT YX	FUNCTION
$\bar{E}$	S		
L	L	IX_0	$YX = IX_0$
L	H	IX_1	$YX = IX_1$
H	X	Z	Disconnect

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many Local Area Network (LAN) applications in which the ethernet hubs or controllers have a limited number of I/Os or need to route signals from a single ethernet PHY to multiple ethernet jacks. The TS3L110 solution can effectively expand the limited I/Os by switching between multiple Ethernet jacks to interface them to a single Ethernet PHY.

9.2 Typical Application




Figure 10. Typical Application Schematic

9.2.1 Design Requirements


Ensure that all of the signals passing through the switch are within the recommended operating ranges. To ensure proper performance, see Recommended Operating Conditions.

9.2.2 Detailed Design Procedure

The TS3L110 can be properly operated without any external components. TI recommends that the digital control pins S and $\bar{E}$ be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin. Connect the exposed thermal pad to ground.

Typical Application (continued)

9.2.3 Application Curves



Phase at 627 MHz, -36 Deg

Gain -3 dB at 627 MHz

Figure 11. Gain and Phase vs Frequency

10 Power Supply Recommendations

Power to the device is supplied through the VCC pins. TI recommends placing a bypass capacitor as close to the supply pin (VCC) as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

- TI recommends keeping the high-speed signals as short as possible.
- Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
- When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
- Do not route traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.
- Avoid stubs on the high-speed signals because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.
- Route all high-speed signal traces over continuous GND planes, with no interruptions. Avoid crossing over anti-etch, commonly found with plane splits.
- Due to high-frequency signals, a printed-circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in [Figure 12](#).
- The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.




Figure 12. Four-Layer Board Stackup

11.2 Layout Example




Figure 13. Layout Example

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 コミュニティ・リソース

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS3L110D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110D.B	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DBQR	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DBQR.B	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DBQRG4	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DBQRG4.B	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DE4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DG4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110DGVR.B	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DR.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	TK110
TS3L110PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110RGYR	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110RGYR.B	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110RGYRG4	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110RGYRG4.B	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L110DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3L110DBQRG4	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3L110DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3L110DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3L110PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3L110RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TS3L110RGYRG4	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3L110DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3L110DBQRG4	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3L110DGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
TS3L110DR	SOIC	D	16	2500	340.5	336.1	32.0
TS3L110PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TS3L110RGYR	VQFN	RGY	16	3000	353.0	353.0	32.0
TS3L110RGYRG4	VQFN	RGY	16	3000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TS3L110D	D	SOIC	16	40	507	8	3940	4.32
TS3L110D.B	D	SOIC	16	40	507	8	3940	4.32
TS3L110DE4	D	SOIC	16	40	507	8	3940	4.32
TS3L110DG4	D	SOIC	16	40	507	8	3940	4.32



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.

4. This dimension does not include interlead flash.


5. Reference JEDEC registration MO-137, variation AB.

EXAMPLE BOARD LAYOUT



DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A 03/2014


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4225140/A 07/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGY0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4225140/A 07/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGY0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 17
80% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE


4225140/A 07/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月