



TVS3300 33Vフラットクランプ・サージ保護デバイス

1 特長

- 産業用信号ライン向け1kV、42ΩのIEC 61000-4-5サージ・テストに耐える保護機能
- 最大クランプ電圧: サージ電流35A (8/20μs)で40V
- スタンドオフ電圧: 33V
- 小型の1.1mm² WCSPおよび4mm² SONフットプリント
- 125°Cで30Aのサージ電流(8/20μs)の反復ストライクを4,000回吸収
- 強力なサージ保護
 - IEC61000-4-5 (8/20μs): 35A
 - IEC61643-321 (10/1000μs): 4A
- 低リーク電流
 - 27°Cで19nA (標準値)
 - 85°Cで28nA (標準値)
- 低容量: 130pF
- レベル4 IEC 61000-4-2に準拠したESD保護機能を内蔵

2 アプリケーション

- 産業用センサ
- PLC I/Oモジュール
- 24Vの電源ラインまたはデジタル・スイッチング・ライン
- 4/20 mAループ
- 家電製品
- 医療用機器
- モータ・ドライバ

3 概要

TVS3300は、最大35AのIEC 61000-4-5フォルト電流を確実にシャントして、システムを高電力過渡事象や落雷から保護します。一般的な産業用信号ラインのEMC要件向けのソリューションとして、42Ωのインピーダンスにより結合される、最大1kVのIEC 61000-4-5開路電圧に耐えられます。TVS3300は、独自の帰還メカニズムの採用により、フォルト時に高精度のフラット・クランプングを実現し、システムがさらされる電圧を40V未満に抑えます。電圧レギュレーションが正確であるため、許容電圧の低いシステム部品を安心して選択でき、堅牢性を犠牲にすることなくシステムのコストと複雑さを抑えることができます。

さらに、TVS3300は小型の1mm×1.1mm WCSPおよび2mm×2mm SONフットプリントで供給され、スペースの制約されるアプリケーションに理想的で、業界標準のSMAおよびSMBパッケージと比べて90%もサイズを削減できます。リーク電流と容量が極めて低いことから、保護するラインへの影響も最小限に抑えられます。製品のライフサイクル全体にわたる堅牢な保護を保証するために、TIはTVS3300に対し高温で4000回の反復サージが発生するテストを実施し、性能に変化がないことを確認しています。


TVS3300はTIのフラットクランプ・サージ・デバイス・ファミリの製品です。ファミリの他のデバイスについては、「[デバイス比較表](#)」を参照してください。

製品情報⁽¹⁾


型番	パッケージ	本体サイズ(公称)
TVS3300	WCSP (4)	1.062mm×1.116mm
	SON (6)	2.00mm×2.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

占有面積の比較



8/20μsのサージ・イベントに対する電圧クランプの応答



目次

1	特長	1	8.4	Reliability Testing	9
2	アプリケーション	1	8.5	Device Functional Modes	9
3	概要	1	9	Application and Implementation	11
4	改訂履歴	2	9.1	Application Information	11
5	Device Comparison Table	3	9.2	Typical Application	11
6	Pin Configuration and Functions	4	10	Power Supply Recommendations	12
7	Specifications	5	11	Layout	13
7.1	Absolute Maximum Ratings	5	11.1	Layout Guidelines	13
7.2	ESD Ratings - JEDEC	5	11.2	Layout Example	13
7.3	ESD Ratings - IEC	5	12	デバイスおよびドキュメントのサポート	15
7.4	Recommended Operating Conditions	5	12.1	ドキュメントのサポート	15
7.5	Thermal Information	5	12.2	ドキュメントの更新通知を受け取る方法	15
7.6	Electrical Characteristics	6	12.3	コミュニティ・リソース	15
7.7	Typical Characteristics	7	12.4	商標	15
8	Detailed Description	9	12.5	静電気放電に関する注意事項	15
8.1	Overview	9	12.6	Glossary	15
8.2	Functional Block Diagram	9	13	メカニカル、パッケージ、および注文情報	15
8.3	Feature Description	9			

4 改訂履歴

Revision B (April 2017) から Revision C に変更 Page

- 他のTVSxx00ファミリのデバイスと一致するようデータシートを修正 1

Revision A (March 2017) から Revision B に変更 Page

- Updated standard for (10/1000 μ s) from IEC 61000-4-5 to IEC 61643-321 in the *Absolute Maximum Ratings* table 5



2017年UNDEFINED月発行のものから更新 Page

- SONパッケージ・オプション 追加 1
- 「**特長**」セクションに ± 11 kV接触放電(SOn)を 追加 1
- Added Peak pulse—clamping direction specs for SON package in the *Absolute Maximum Ratings* table 5
- Added IEC 61000-4-2 contact discharge spec for SON package in the *ESD Ratings - IEC* table 5
- Added $T_A = 27^\circ\text{C}$ condition to dynamic resistance in the *Electrical Characteristics* table 5

5 Device Comparison Table

Device	V_{rwm}	V_{clamp} at I_{pp}	I_{pp} (8/20 μs)	V_{rwm} leakage (nA)	Package Options	Polarity
TVS0500	5	9.2	43	0.07	SON	Unidirectional
TVS1400	14	18.4	43	2	SON	Unidirectional
TVS1800	18	22.8	40	0.5	SON	Unidirectional
TVS2200	22	27.7	40	3.2	SON	Unidirectional
TVS2700	27	32.5	40	1.7	SON	Unidirectional
TVS3300	33	38	35	19	WCSP, SON	Unidirectional

6 Pin Configuration and Functions



Pin Functions

PIN			TYPE	DESCRIPTION
NAME	YZF	DRV		
IN	B1, B2	4, 5, 6	I	ESD and surge protected channel
GND	A1, A2	1, 2, 3, exposed thermal pad	GND	Ground

7 Specifications

7.1 Absolute Maximum Ratings

 $T_A = 27^{\circ}\text{C}$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum Surge	IEC 61000-4-5 Current (8/20 μs)		35	A
	IEC 61000-4-5 Power (8/20 μs)		1330	W
	IEC 61643-321 Current (10/1000 μs) - WCSP		4	A
	IEC 61643-321 Power (10/1000 μs) - WCSP		150	W
	IEC 61643-321 Current (10/1000 μs) - DRV		3.5	A
	IEC 61643-321 Power (10/1000 μs) - DRV		125	W
Maximum Forward Surge	IEC 61000-4-5 Current (8/20 μs)		50	A
	IEC 61000-4-5 Power (8/20 μs)		80	W
	IEC 61643-321 Current (10/1000 μs)		23	A
	IEC 61643-321 Power (10/1000 μs)		60	W
EFT	IEC 61000-4-4 EFT Protection		80	A
I_{BR}	DC Breakdown Current - DRV		10	mA
I_F	DC Forward Current		500	mA
T_A	Ambient Operating Temperature	-40	125	$^{\circ}\text{C}$
T_{stg}	Storage Temperature	-65	150	$^{\circ}\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings - JEDEC

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings - IEC

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	IEC 61000-4-2 contact discharge	± 11	kV
	IEC 61000-4-2 air-gap discharge	± 30	

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	NOM	MAX	UNIT
V_{RWM} Reverse Stand-off Voltage		33		V

7.5 Thermal Information

THERMAL METRIC ⁽¹⁾	TVS3300		UNIT
	YZF (WCSP)	DRV (SON)	
	4 PINS	6 PINS	
R_{qJA} Junction-to-ambient thermal resistance	173.8	70.4	$^{\circ}\text{C}/\text{W}$
$R_{qJC(top)}$ Junction-to-case (top) thermal resistance	1.7	73.7	$^{\circ}\text{C}/\text{W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TVS3300		UNIT
		YZF (WCSP)	DRV (SON)	
		4 PINS	6 PINS	
R _{qJB}	Junction-to-board thermal resistance	47.1	40	°C/W
Y _{JT}	Junction-to-top characterization parameter	9.5	2.2	°C/W
Y _{JB}	Junction-to-board characterization parameter	47.1	40.3	°C/W
R _{qJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	11	°C/W

7.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LEAK}	Leakage Current	Measured at V _{IN} = V _{RWM} , T _A = 27°C		19	150	nA
		Measured at V _{IN} = V _{RWM} , T _A = 85°C		28	600	nA
V _F	Forward Voltage	I _{IN} = 1 mA from GND to IO	0.25	0.5	0.65	V
V _{BR}	Break-down Voltage	I _{IN} = 1 mA from IO to GND	34	35.8	39	V
V _{FCLAMP}	Forward Clamp Voltage	35 A IEC 61000-4-5 Surge (8/20 μs) from GND to IO, 27°C	1	2	5	V
V _{CLAMP}	Clamp Voltage	15 A IEC 61000-4-5 Surge (8/20 μs) from IO to GND, V _{IN} = 0 V before surge, 27°C	34	37	40	V
		35 A IEC 61000-4-5 Surge (8/20 μs) from IO to GND, V _{IN} = 0 V before surge, 27°C	34	38	40	V
R _{DYN}	8/20 μs surge dynamic resistance	Calculated from V _{CLAMP} at 15 A and 30 A surge current levels, 27°C		40	60	mΩ
C _{IN}	Input pin capacitance	V _{IN} = 12 V, f = 1 MHz, 30 mV _{pp} , IO to GND	110	130	150	pF
SR	Maximum Slew Rate	0-V _{RWM} rising edge, sweep rise time and measure slew rate when I _{PEAK} = 1 mA, 27°C		2.5		V/μs
		0-V _{RWM} rising edge, sweep rise time and measure slew rate when I _{PEAK} = 1 mA, 105°C		0.7		V/μs

7.7 Typical Characteristics




图 1. 8/20 μ s Surge Response at 35 A




图 2. 8/20 μ s Surge Response at 35 A Across Temperature




图 3. Capacitance vs Temperature Across Bias




图 4. Leakage Current vs Temperature at 33 V




图 5. I/V Curve Across Temperature




图 6. Forward Voltage vs Temperature

Typical Characteristics (continued)




Figure 7. Breakdown Voltage (1 mA) vs Temperature




Figure 8. Max Surge Current (8/20 μ s) vs Temperature





Figure 9. Dynamic Leakage vs Signal Slew Rate across Temperature

8 Detailed Description

8.1 Overview

The TVS3300 is a precision clamp with a low, flat clamping voltage during transient overvoltage events like surge and protecting the system with zero voltage overshoot.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

The TVS3300 is a precision clamp that handles 35 A of IEC 61000-4-5 8/20 μ s surge pulse. The flat clamping feature helps keep the clamping voltage very low to keep the downstream circuits from being stressed. The flat clamping feature can also help end-equipment designers save cost by opening up the possibility to use lower-cost, lower voltage tolerant downstream ICs. The TVS3300 has minimal leakage under the standoff voltage of 33 V, making it an ideal candidate for applications where low leakage and power dissipation is a necessity. IEC 61000-4-2 and IEC 61000-4-4 ratings make it a robust protection solution for ESD and EFT events. Wide ambient temperature range of -40°C to $+125^{\circ}\text{C}$ a good candidate for most applications. Compact packages enable it to be used in small devices and save board area.

8.4 Reliability Testing

To ensure device reliability, the TVS3300 is characterized against 4000 repetitive pulses of 30 A IEC 61000-4-5 8/20 μ s surge pulses at 125°C . The test is performed with less than 10 seconds between each pulse at high temperature to simulate worst case scenarios for fault regulation. After each surge pulse, the TVS3300 clamping voltage, breakdown voltage, and leakage are recorded to ensure that there is no variation or performance degradation. By ensuring robust, reliable, high temperature protection, the TVS3300 enables fault protection in applications that must withstand years of continuous operation with no performance change.

8.5 Device Functional Modes

8.5.1 Protection Specifications

The TVS3300 is specified according to both the IEC 61000-4-5 and IEC 61643-321 standards. This enables usage in systems regardless of which standard is required in relevant product standards or best matches measured fault conditions. The IEC 61000-4-5 standards requires protection against a pulse with a rise time of 8 μ s and a half length of 20 μ s, while the IEC 61643-321 standard requires protection against a much longer pulse with a rise time of 10 μ s and a half length of 1000 μ s.

Device Functional Modes (continued)

The positive and negative surges are imposed to the TVS3300 by a combinational waveform generator (CWG) with a 2- Ω coupling resistor at different peak voltage levels. For powered on transient tests that need power supply bias, inductances are usually used to decouple the transient stress and protect the power supply. The TVS3300 is post tested by assuring that there is no shift in device breakdown or leakage at V_{rwm} .

In addition, the TVS3300 has been tested according to IEC 61000-4-5 to pass a ± 1 kV surge test through a 42- Ω coupling resistor and a 0.5 μF capacitor. This test is a common test requirement for industrial signal I/O lines and the TVS3300 will serve an ideal protection solution for applications with that requirement.

The TVS3300 allow integrates IEC 61000-4-2 level 4 ESD Protection and 80 A of IEC 61000-4-4 EFT Protection. These combine to ensure that the device can protect against most transient conditions regardless of length or type.

For more information on TI's test methods for Surge, ESD, and EFT testing, reference [TI's IEC 61000-4-x Testing Application Note](#)

8.5.2 Minimal Derating

Unlike traditional diodes the TVS3300 has very little derating of max power dissipation and ensures robust performance up to 125°C, shown in [Figure 8](#). Traditional TVS diodes lose up to 50% of their current carrying capability when at high temperatures, so a surge pulse above 85°C ambient can cause failures that are not seen at room temperature. The TVS3300 prevents this and ensures that you will see the same level of protection regardless of temperature.

8.5.3 Transient Performance

During large transient swings, the TVS3300 will begin clamping the input signal to protect downstream conditions. While this prevents damage during fault conditions, it can cause leakage when the intended input signal has a fast slew rate. In order to keep power dissipation low and remove the chance of signal distortion, it is recommended to keep the slew rate of any input signal on the TVS3300 below 2.5 V/ μs at room temperature and below 0.7 V/ μs at 125°C shown in [Figure 9](#). Faster slew rates will cause the device to clamp the input signal and draw current through the device for a few microseconds, increasing the rise time of the signal. This will not cause any harm to the system or to the device, however if the fast input voltage swings occur regularly it can cause device overheating.

Typical Application (continued)

The small size of the device also improves fault protection by lowering the effect of fault current coupling onto neighboring traces. The small form factor of the TVS3300 allows the device to be placed extremely close to the input connector, lowering the length of the path fault current will take through the system compared to larger protection solutions.

Finally, the low leakage of the TVS3300 will have low input power losses. At 33 V, the device will see typical 19 nA leakage for a constant power dissipation of less than 100 μ W, a small quantity that will minimally effect overall efficiency metrics and heating concerns.

9.2.3 PLC Surge Protection Reference Design

For a detailed description of the TVS3300 advantages in a PLC Analog Input Module, reference TI's [Surge Protection Reference Design for PLC Analog Input Module](#). This document describes the considerations and performance of the TVS3300 in a common industrial application.

9.2.4 Configuration Options

The TVS3300 can be used in either unidirectional or bidirectional configuration. By placing two TVS3300's in series with reverse orientation bidirectional operation can be used, allowing a working voltage of ± 33 V. TVS3300 operation in bidirectional will be similar to unidirectional operation, with a minor increase in breakdown voltage and clamping voltage. The TVS3300 bidirectional performance has been characterized in the [TVS3300 Configurations Characterization](#).

10 Power Supply Recommendations

The TVS3300 is a clamping device so there is no need to power it. To ensure the device functions properly do not violate the recommended V_{IN} voltage range (0 V to 33 V) .

11 Layout


11.1 Layout Guidelines

The optimum placement is close to the connector. EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.

Route the protected traces straight.

Eliminate any sharp corners on the protected traces between the TVS3300 and the connector by using rounded corners with the largest radii possible. Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example




✕ 11. TVS3300 WCSP Layout

TVS3300

JAJS23C – FEBRUARY 2017 – REVISED FEBRUARY 2018

www.tij.co.jp

Layout Example (continued)



⊠ 12. TVS3300 SON Layout

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください。

- [『フラットクランプTVS評価キット』](#)
- PLCアナログ入力モジュール用のサージ保護リファレンス・デザイン
- [『TVS3300評価モジュール ユーザー・ガイド』](#)
- [『TVS3300DRV評価モジュール ユーザー・ガイド』](#)

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TVS3300DRV	Active	Production	WSO (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300DRV.A	Active	Production	WSO (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300DRV4	Active	Production	WSO (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300DRV4.A	Active	Production	WSO (DRV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300YZF	Active	Production	DSBGA (YZF) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	15K
TVS3300YZF.A	Active	Production	DSBGA (YZF) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	15K

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TVS3300DRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TVS3300DRVRG4	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TVS3300YZFR	DSBGA	YZF	4	3000	180.0	8.4	1.17	1.22	0.72	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TVS3300DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TVS3300DRVRG4	WSON	DRV	6	3000	210.0	185.0	35.0
TVS3300YZFR	DSBGA	YZF	4	3000	182.0	182.0	20.0




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

EXAMPLE BOARD LAYOUT


DRV0006A

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222173/C 11/2025

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006A

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/C 11/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




YZF0004

PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4223221/A 08/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YZF0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4223221/A 08/2016

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YZF0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X

4223221/A 08/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月