

UCC24624 LLC 共振コンバータ用、デュアルチャネル同期整流コントローラ

1 特長

- 230V の VD ピン定格
- 23ns のターンオフ遅延により、共振周波数を上回る LLC 動作と最大 625kHz のスイッチング周波数に対応
- 比例式ゲート駆動により SR 導通時間を延長
- 可変ターンオフ・スレッシュホルドによりボディ・ダイオード導通を最小限に抑制
- スタンバイ・モードの自動検出と 180μA の低スタンバイ電流
- 4.25V~26V の広い動作 VDD 範囲と内部クランプ
- アダプティブ・ターンオン遅延により DCM リング除去性能が向上
- 2 チャネル・インターロックにより貫通電流を防止
- N チャネル MOSFET 用に 1.5A ソースおよび 4A シンク能力を備えたゲートドライバを統合
- 8 ピン SOIC パッケージ

2 アプリケーション

- デスクトップ PC、AIO PC、ATX およびサーバー電源
- AC/DC アダプタ
- LCD、LED、および OLED テレビ
- 産業用 AC/DC および絶縁 DC/DC 電源
- 電動工具充電器、LED ライティング電源
- **WEBENCH® Power Designer** による UCC24624 を使用するカスタム設計の作成


3 概要

UCC24624 高性能同期整流 (SR) コントローラは、**LLC 共振コンバータ**専用であり、損失の多いダイオード出力整流器を SR MOSFET に置き換えてシステム全体の効率を高めることができます。

UCC24624 SR コントローラは、ドレイン-ソース間電圧センシング法により、SR MOSFET のオン / オフ制御を実現します。SR 導通時間を延長し、ボディ・ダイオード導通時間を最小限に抑えるために、比例式ゲート駆動を実装しています。SR MOSFET の寄生インダクタンスに起因するオフセット電圧を補償するために、UCC24624 では各種 SR MOSFET パッケージに合わせて正のターンオフ・スレッシュホルドを設定可能です。475ns のオン時間ブランキングと 650ns の固定オフ時間ブランキングにより SR の誤ターンオンおよびターンオフを回避できます。また、UCC24624 は 2 チャネル・インターロック機能により 2 つの SR が同時にオンになるのを防ぐこともできます。230V の電圧センシング・ピンと 28V の絶対最大 VDD 定格により、最大出力電圧 24.75V のコンバータに直接使用できます。クランプを内蔵しているため、VDD に外部電流制限抵抗を追加することにより、36V の出力電圧にも容易に対応します。

デバイス情報

部品番号	パッケージ	本体サイズ (公称)
UCC24624	SOIC (8)	4.90mm × 3.91mm



代表的なアプリケーション回路図



Table of Contents

1 特長	1	8.1 Overview.....	10
2 アプリケーション	1	8.2 Functional Block Diagram.....	11
3 概要	1	8.3 Feature Description.....	12
4 Revision History	2	8.4 Device Functional Modes.....	20
5 概要 (続き)	2	9 Application and Implementation	21
6 Pin Configuration and Functions	3	9.1 Application Information.....	21
Pin Functions.....	3	9.2 Typical Application.....	21
7 Specifications	4	10 Power Supply Recommendations	25
7.1 Absolute Maximum Ratings.....	4	11 Layout	27
7.2 ESD Ratings.....	4	11.1 Layout Guidelines.....	27
7.3 Recommended Operating Conditions.....	5	11.2 Layout Example.....	27
7.4 Thermal Information.....	5	12 Device and Documentation Support	29
7.5 Electrical Characteristics.....	6	12.1 Device Support.....	29
7.6 Timing Requirements.....	7	12.2 Receiving Notification of Documentation Updates.....	29
7.7 Typical Characteristics.....	8	12.3 Community Resources.....	29
8 Detailed Description	10	12.4 Trademarks.....	29

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (November 2018) to Revision C (March 2022)	Page
• REG pin description.....	3
• Power Management.....	12
• Run Mode.....	20
• Power Supply Recommendations.....	25

Changes from Revision A (July 2018) to Revision B (November 2018)	Page
• 初版.....	1

5 概要 (続き)

UCC24624 は、平均スイッチング周波数に基づくスタンバイ・モード検出機能を内蔵しており、外付け部品なしで自動的にスタンバイ・モードに移行します。スタンバイ・モード電流は 180μA と小さく、CoC、DoE 規制など最新の無負荷時消費電力要件を満たすことができます。また、UCC25630x LLC および UCC28056 PFC コントローラを組み合わせることで、優れた軽負荷時および無負荷時性能を維持しながら、高効率を実現できます。UCC28064A、UCC28180、UCC28070 など他の PFC コントローラを使用して電力レベルを引き上げることも可能です。UCC24624 は 1.5A のピーク・ソースおよび 4A のピーク・シンク駆動能力を備えているため、最大 1kW の LLC コンバータに対応します。

6 Pin Configuration and Functions




图 6-1. D Package 8-Pin SOIC Top View

Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	VG1	O	VG1 is the controlled MOSFET gate drive for channel 1. Connect VG1 to the gate of the channel 1 SR MOSFET through a small series resistor using short PCB traces to achieve optimal switching performance. The VG1 output can achieve 1.5-A peak source current, and 4-A peak sink current when connected to a large N-channel power MOSFET.
2	PGND	-	PGND is the power return pin of the UCC24624. The IC bias current and high peak current from the gate drivers return to this pin. Short PCB traces and the ceramic bypass capacitor are required to minimize the high slew rate current impacts to the IC operation. The PGND should be connected directly to the SR MOSFET source pins.
3	REG	O	REG is the internal linear regulator output and the device's internal bias pin. An internal linear regulator from VDD to REG generates a well-regulated 11-V voltage. TI recommends putting a 2.2-μF bypass capacitor from REG pin to PGND pin. Before REG pin reaches VREG _{ON} , one of the drain voltages (VD1 or VD2) must switch above V _{THARM} .
4	VD1	I	VD1 is the channel 1 SR MOSFET drain voltage sensing input. Connect this pin to channel 1 SR MOSFET drain pin. The layout should avoid the VD1 pin trace sharing the power path to minimize the impacts of parasitic inductance.
5	VSS	I	VSS is used to sense the voltage drop across the SR MOSFETs. Since both channels are sharing the same VSS pin to sense the MOSFET voltage, special attention is required. The layout should avoid the VSS pin trace sharing the power path to minimize the impacts of parasitic inductor. See セクション 11.2 for more details. A resistor can be added between VSS pin and SR MOSFET source pins to adjust the SR turn-off threshold if it is needed.
6	VD2	I	VD2 is the channel 2 SR MOSFET drain voltage sensing input. Connect this pin to channel 2 SR MOSFET drain pin. The layout must avoid the VD2 pin trace sharing the power path to minimize the impacts of parasitic inductance.
7	VDD	I	VDD is the internal linear regulator input. Connect this pin to the output voltage when the output voltage is less than 24.75 V. When the output voltage is higher than 24.75 V, add a series resistor between LLC output voltage and the VDD pin to limit the internal clamping circuit current.
8	VG2	O	VG2 is the controlled MOSFET gate drive for channel 2. Connect VG2 to the gate of the channel 2 MOSFET through a small series resistor using short PCB traces to achieve optimal switching performance. The VG2 output can achieve 1.5-A peak source current and 4-A peak sink current when connected to a large N-channel power MOSFET.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage ⁽¹⁾	VDD ⁽³⁾	−0.3	28	V
	VD1, VD2	−0.7	230	V
	VD1, VD2 for $I_{VD1}, I_{VD2} \leq -10$ mA and less than 300 ns	−2	230	V
Output voltage	VG1, VG2	−0.3	$V_{REG} + 0.7$	V
	REG		13.5	V
Output current, peak	VG1 or VG2 ⁽²⁾ pulsed, $t_{PULSE} \leq 4$ ms, duty cycle $\leq 1\%$		± 4	A
T_J	Junction temperature	−40	125	°C
T_{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) In normal use, VG1 or VG2 is connected to the gate of a power MOSFET through a small resistor. When used this way, VG1 or VG2 current is limited by the UCC24624 and no absolute maximum output current considerations are required. The series resistor shall be selected to minimize overshoot and ringing due to series inductance of the VG1 or VG2 output and power-MOSFET gate-drive loop. Continuous VG1 or VG2 current is subject to the maximum operating junction temperature limitation.
- (3) VDD is internally clamped at 27.5 V typical with 15 mA of sink current capability.

7.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins except pins 4 and 6	± 2000	V
			Pins 4 and 6	± 1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	± 500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{VDD}	Supply voltage	4.25		26	V
C _{VDD}	VDD bypass capacitor	0.1			μF
C _{REG}	REG pin bypass capacitor	2.2			μF
V _{VD1} , V _{VD2}	Voltage on sensing pins	–0.5		200	V
f _{SW}	Switching frequency			625	kHz
T _J	Junction temperature	–40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DEVICE	UNIT
		D (SOIC)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	108.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	43.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	53.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	52.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

At $V_{DD} = 12\text{ VDC}$, $C_{VG1} = C_{VG2} = 0\text{ pF}$, $C_{REG} = 2.2\text{ }\mu\text{F}$, $V_{VD1} = V_{VD2} = 0\text{ V}$, $-40^{\circ}\text{C} \leq T_J = T_A \leq +125^{\circ}\text{C}$, all voltages are with respect to PGND, and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS SUPPLY						
IVDD _{START}	VDD current, REG under voltage	$V_{DD} = 4\text{ V}$, $V_{VD1} = V_{VD2} = 0\text{ V}$	5	150	275	μA
IVDD _{RUN}	VDD current, run	$V_{DD} = 12\text{ V}$	0.77	1.1	1.5	mA
		$V_{DD} = 5\text{ V}$	0.7	1	1.5	mA
IVDD _{STBY}	VDD current, standby mode	$V_{DD} = 12\text{ V}$, 25°C	110	180	200	μA
		$V_{DD} = 5\text{ V}$, 25°C	100	180	200	μA
VDD _{CLAMP}	VDD clamp voltage	$I_{VDD} = 15\text{ mA}$	24.75	27.5	29.5	V
UNDER VOLTAGE LOCKOUT (UVLO)						
VREG _{ON}	REG turn-on threshold		4.1	4.5	4.8	V
VREG _{OFF}	REG turn-off threshold		3.63	4	4.25	V
VREG _{HYST}	REG UVLO hysteresis	$V_{REG\_HYST} = V_{REG\_ON} - V_{REG\_OFF}$	0.450	0.500	0.555	V
MOSFET VOLTAGE SENSING						
V _{THVGON}	SR turn-on threshold	V_{VD1} , or V_{VD2} falling	-435	-265	-160	mV
V _{THVGOFF}	SR turn-off threshold	V_{VD1} , or V_{VD2} rising	2	10.5	18	mV
I _{VS_OFFSET}	VSS pin offset current for turn-off threshold adjustment		260	330	400	μA
V _{THPGD_LO}	Low-level regulation threshold		-80	-35	0	mV
V _{THPGD_HI}	High-level regulation threshold		-165	-100	-40	mV
V _{THARM}	SR turn-on re-arming threshold		1.4	1.5	1.7	V
IVD _{BIAS}	Bias current on VD1 or VD2	$V_{VD1} = V_{VD2} = -150\text{ mV}$	-10	0	0.5	μA
GATE DRIVER						
R _{VG_PU}	VG pull-up resistance		3.5	6.5	11.25	Ω
R _{VG_PD}	VG pull-down resistance		0.2	0.9	1.5	Ω
V _{GHI}	VG high clamp level	$I_{VG} = 0\text{ mA}$	9.95	10.9	11.68	V
V _{GUV}	VG output low voltage, VDD low bias	$V_{DD} = 4\text{ V}$, $I_{VG} = 25\text{ mA}$	1	20	100	mV
V _{GLO}	VG output low voltage	$V_{DD} = 12\text{ V}$, $I_{VG} = 100\text{ mA}$	5	100	175	mV
IV _G _{SOURCE}	VG maximum source current ⁽¹⁾		0.9	1.5	2.4	A
IV _G _{SINK}	VG maximum sink current ⁽¹⁾		2.6	4	6.7	A
REG SUPPLY						
V _{REG}	REG pin regulation level	$V_{DD} = 15\text{ V}$, $I_{LOAD\_REG} = 0\text{ mA}$	9.9	11	11.9	V
V _{REGLG}	Load regulation on REG	$V_{DD} = 15\text{ V}$, $I_{LOAD\_REG} = 0\text{ mA to }30\text{ mA}$	9	25	75	mV
V _{REGDO}	REG drop out on passthrough mode	$V_{DD} = 5\text{ V}$, $I_{LOAD\_REG} = 0\text{ mA to }10\text{ mA}$	0.1	0.28	0.5	V
I _{REGSC}	REG short circuit current	$V_{DD} = 12\text{ V}$, $V_{REG} = 0\text{ V}$	4.5	9.5	13	mA
I _{REGLIM}	REG current limit	$V_{DD} = 12\text{ V}$, $V_{REG} = 8\text{ V}$	41	60	95	mA


(1) Ensured by design. Not production tested.

7.6 Timing Requirements


At $V_{DD} = 12\text{ VDC}$, $C_{VG1} = C_{VG2} = 0\text{ pF}$, $C_{REG} = 2.2\text{ }\mu\text{F}$, $V_{VD1} = V_{VD2} = 0\text{ V}$, $-40^{\circ}\text{C} \leq T_J = T_A \leq +125^{\circ}\text{C}$, all voltages are with respect to PGND, and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
GATE DRIVER						
t_{dVGON}	SR turn-on propagation delay, for both channels	V_{VD1} , V_{VD2} moves from 4.7 V to -0.5 V in 5 ns	110	155	225	ns
t_{dVGOFF}	SR turn-off propagation delay, for both channels	V_{VD1} , V_{VD2} moves from -0.5 V to 4.7 V in 5 ns	5.5	23	40	ns
t_{rVG}	V_{VG1} , V_{VG2} rise time	10% to 90%, $V_{DD} = 12\text{ V}$, $C_{VG} = 6.8\text{ nF}$	13	23	40	ns
t_{fVG}	V_{VG1} , V_{VG2} fall time	90% to 10%, $V_{DD} = 12\text{ V}$, $C_{VG} = 6.8\text{ nF}$		19	35	ns
BLANKING TIME						
t_{ONMIN}	On-time blanking		325	475	625	ns
t_{MGPU}	Minimum gate pullup time	I_{VG1} , $I_{VG2} = 1.5\text{ A}$	180	275	370	ns
t_{OFFMIN}	Off-time blanking		440	650	855	ns
STANDBY						
t_{STBY_DET}	Standby mode detection-time		5.5	7.5	10	ms
f_{SLEEP}	Average frequency entering standby mode		6.55	9	12.2	kHz
f_{WAKE}	Average frequency coming out of standby mode		11.5	15.6	21	kHz

7.7 Typical Characteristics




7-1. UVLO Thresholds vs Temperature




$C_{VG1} = C_{VG2} = 0 \text{ pF}$

$V_{VD1} = V_{VD2} = 1 \text{ V}$


7-2. Bias Supply Current vs Temperature (No Switching)




7-3. SR Turn-on Threshold Voltage vs Temperature




7-4. SR Turn-off Threshold Voltages vs Temperature




7-5. Proportional Gate Drive Threshold vs Temperature




7-6. REG Pin Voltage vs Temperature at Different Loading Conditions




7-7. REG Dropout in Pass-through Mode vs Temperature




7-8. Blanking Time vs Temperature




7-9. SR Turn-on Delay Time vs Temperature



7-10. SR Turn-off Propagation Delay vs Temperature



7-11. Standby Current vs Temperature




7-12. VSS Pin Offset Current vs Temperature

8 Detailed Description

8.1 Overview

The UCC24624 is a high performance synchronous rectifier (SR) controller for LLC resonant converter applications. It integrates two channels of SR control into a single 8-pin SOIC package, minimizes the external components, and simplifies PCB layout. The UCC24624 synchronous rectifier controller uses drain-to-source voltage (VDS) sensing to determine the SR MOSFET conduction interval. The SR MOSFET is turned on when its VDS falls below –265-mV turn-on threshold, and is turned off when VDS rises above the turn-off threshold (the turn-off threshold is user programmable at 10.5 mV or greater). The SR conduction voltage drop is continuously monitored and regulated to minimize the conduction loss and body diode conduction time. The extremely fast turn-off comparator and driving circuit allows the fast turn off of SR MOSFETs, even when the LLC converter operates above its resonant frequency. Fixed 475-ns minimum on-time blanking allows the controller to support the SR operating at up to 625-kHz switching frequency. The 650-ns minimum off-time blanking makes the IC more robust against the noise caused by the parasitic ringing. The two channels have interlock logic to prevent shoot-through between the two SR MOSFETs. To minimize standby power, automatic standby mode disables the gate pulses when the average switching frequency of the converter becomes lower than 9 kHz. When the load increases such that the average switching frequency on channel 1 rises above 15.6 kHz, the controller resumes normal SR operation. In standby mode, two channels are turned off and the gate-drive outputs are actively held low. Other functionality are disabled during standby mode to minimize the IC current consumption. The wide VDD range and gate driver clamp make the controller applicable for different output voltage applications. With an internal voltage clamp on the VDD pin, the UCC24624 can be directly powered by an output voltage higher than 24.75 V with a series resistor between VDD and the LLC converter output.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power Management

The UCC24624 synchronous-rectifier (SR) controller is powered from the REG pin through an internal linear regulator between the VDD pin and the REG pin. This configuration allows for optimal design of the gate driver stage to achieve fast driving speed, low driving loss and high noise immunity.

A typical application diagram of UCC24624 is shown in [Figure 8-1](#). In most cases, the UCC24624 can be directly powered from the LLC resonant converter output (See [Section 8.4.3](#) for more details). Both SR MOSFETs are located in the secondary side current return paths for easier voltage sensing, IC biasing, and gate driving.





Figure 8-1. UCC24624 Application Diagram in LLC Resonant Converter

During start-up, the output voltage rises from 0 V. With the rise of the output voltage, the internal linear regulator operates in a pass-through mode, and the REG pin voltage rises together with the output voltage. The UVLO function of UCC24624 monitors the voltage on REG pin instead of VDD pin. Before the REG pin voltage increases above the UVLO on threshold ($V_{REG_{ON}}$), UCC24624 consumes the minimum current of $I_{VDD_{START}}$. Once the REG pin voltage rises above the UVLO on threshold, the device starts to consume the full operating current, including $I_{VDD_{RUN}}$ and the gate driving currents, and controls the on and off of the SR MOSFETs.

When VDD voltage is above approximately 11 V, the internal linear regulator operates in the regulator mode. The REG pin voltage is now well regulated to 11 V. This allows the optimal driving voltage for the SR MOSFET without increasing the gate driver loss for typical power MOSFETs. The internal regulator is rated at 30 mA of load regulation capability for higher switching frequency operation, or driving high SR MOSFET gate capacitances. It is required to have sufficient bypass capacitance on the REG pin to ensure stable operation of the linear regulator. A 2.2- μ F X5R or better ceramic bypass capacitor is recommended.


When VDD voltage falls below 11 V, the internal linear regulator operates in the pass-through mode again. Depending on the load current, the regulator has a voltage drop of approximately 0.2 V. The UCC24624 continues to operate during this mode until the REG pin voltage drops below the UVLO turn-off level ($V_{REG_{OFF}}$).

A basic timing diagram of the VDD and the REG pin voltages can be found in [Figure 8-2](#).



8-2. Timing diagram for VDD and REG

The UCC24624 VDD may be connected directly to the converter output when the output voltage is less than $V_{DDCLAMP}$ minimum value of 24.75 V. However, for the applications where the output voltage is higher than that level, including special conditions such as over voltage transients, the UCC24624 can still work with some simple modification. To allow UCC24624 to operate with higher output voltages, UCC24624 is equipped with an internal voltage clamp, at 27.5 V typical clamping voltage. Add a series resistor between the LLC converter output voltage and the UCC24624 VDD pin, as shown in 8-3. This way the voltage on VDD is limited by the internal clamp. The clamp current must be kept less than 15 mA. For example, at 36-V output, use a resistor larger than 750 Ω . Because the gate drive voltage is only 11 V, this added resistor still allows enough voltage on the gate drive to maintain the reliable operation of the SRs. Furthermore, the current consumption of the SR controller is mainly caused by the SR MOSFET gate charge. The added resistor won't increase the power consumption if the clamping circuit is not activated. Instead, it relocates some loss from the UCC24624 to the resistor and improves the thermal handling of the UCC24624.



8-3. UCC24624 Configuration for an Output Voltage Higher Than 24.75 V

8.3.2 Synchronous Rectifier Control

The UCC24624 SR controller determines the conduction time of the SR-MOSFET by comparing the drain-to-source voltage of the MOSFET against a turn-on threshold and a turn-off threshold. The gate driver output is driven high when the V_{DS} of the MOSFET becomes more negative than V_{THVGON} and is driven low when V_{DS} becomes more positive than $V_{THVGOFF}$ as illustrated in [Figure 8-4](#).




Figure 8-4. SR Operation Principle

Note that before SR MOSFET turns on, there is a small delay caused by the internal comparator delay and the gate driver delay. During the delay time, the SR MOSFET body diode is conducting. For LLC resonant converters, this delay is essential for appropriate operation. Due to the large junction capacitors of the SR MOSFETs, the SR often sees a leading-edge current spike early in the conduction period, followed by the real conduction current. Normally, a prolonged minimum on time can override this spike to make the circuit operate normally. However, this causes large negative current that transfers the energy from the output to the input and reduces the overall converter efficiency. In UCC24624, 155-ns turn-on delay is added, to help ignore the leading edge spike.

When the SR MOSFET body diode is conducting, VD pin becomes negative relative to the VSS pin by the body diode drop. The VD and VSS pins must be connected directly to the SR MOSFET pins to avoid any overlapping of sensing paths to the power path and minimize the negative voltage and ringing caused by parasitic inductance. Low package inductance MOSFETs, such as in SON package, are preferred to minimize this effect as well.

Besides the simple comparator, UCC24624 also includes a proportional gate drive feature. For many SR controllers, the SR MOSFET is turned on with the full driving voltage. In this way, the conduction loss can be minimized. However, this method has a few major drawbacks. Because the turn-off threshold is a fixed value, often to prevent negative current, the SR is turned off before the current reaches zero. This causes some SR MOSFET body diode conduction time and increases the conduction loss. Another issue is associated with the LLC converter operating above the resonant frequency. When the converter operates above the resonant frequency, the SR current slope (di/dt) at turn-off could be as high as 150 A/ μ s. This high current slope could cause negative current if the SR controller has long turn-off propagation delays. Furthermore, the time to discharge the SR MOSFET gate voltage from its full driving voltage to its threshold level introduces another delay. This further increases the negative current.

Instead of always keeping the SR MOSFET on with the full gate-drive voltage, UCC24624 reduces its gate-drive voltage when the voltage drop across the SR MOSFET drain to source becomes more than -35 mV (less negative, closer to zero when current approaching zero). During this time, UCC24624 reduces its gate drive voltage from 11 V to close to the SR MOSFET's threshold voltage, and tries to regulate the SR MOSFET VDS voltage to -35 mV ($V_{\text{THPGD\_LO}}$). This brings two major benefits to the application: a) Preventing the SR MOSFET premature turn off, which causes extra loss associated with body diode conduction b) Shorter turn-off delay since the SR MOSFET gate voltage is already reduced close to the MOSFET threshold voltage level and the SR MOSFET can be turned off with virtually no delay.

The SR MOSFET is only driven high with its full driving capability of 1.5 A during the gate driver minimum pull-up time t_{MGPU} . After that, the SR MOSFET gate is kept high by a weak current source of approximately $200\text{ }\mu\text{A}$. Keep the resistor between the SR MOSFET gate and source larger than $100\text{ k}\Omega$ to ensure the full driving voltage and a minimized conduction loss.

Due to the sinusoidal current shape in the secondary side SR MOSFETs in an LLC resonant converter, the proportional gate drive could start to reduce the SR gate voltage even at the current rising edge. This increases the conduction loss and reduces the converter efficiency. In UCC24624, the proportional gate drive is disabled during the first half of the SR conduction time, based on the previous cycle's SR conduction time. Therefore, the gate drive voltage is only reduced during the SR current falling edge and this helps to maintain the low conduction loss. The gate drive voltage is forced to reduce if the SR voltage drop does not reach the proportional gate-drive threshold $V_{\text{THPGD\_LO}}$ within the 90% of the previous cycle on time. And the proportional gate drive now tries to regulate the VDS to -100 mV ($V_{\text{THPGD\_HI}}$). This further ensures the fast turn-off speed for high di/dt conditions.

To prevent the SR MOSFET premature turn off caused by the large package inductance, an offset resistor can be added between the VSS pin and the SR MOSFET source pins to further increase the turn off threshold. See below section for the details of choosing the resistor value.

8.3.3 Turn-off Threshold Adjustment

When SR MOSFETs are implemented in LLC converters, they are often turned off too early, which creates long body diode conduction times. This results in more power loss, lower efficiency, and higher thermal stress.

The SR MOSFET early turn off is caused by the parasitic inductance in the SR voltage sensing path. As illustrated in [Figure 8-5](#), the VDS voltage sensed by the synchronous rectifier controller (V_{SENSE}) is the combination of the MOSFET on-state resistor voltage drop V_{SR} , together with the voltage drops on parasitic inductors L_{D} and L_{S} . A better layout approach can minimize these parasitic inductors. However, the minimum value it can achieve is the package inductance of the SR MOSFET. With different packages, this parasitic inductance could vary from 2 to 10 nH .




Figure 8-5. SR Controller Sensed Voltage

The overall sensed voltage can be represented by [Equation 1](#).

$$V_{\text{SENSE}} = - \left[I_{\text{SR}} \times R_{\text{DSon}} + (L_{\text{D}} + L_{\text{S}}) \times \frac{dI_{\text{SR}}}{dt} \right] \quad (1)$$

Because of the sinusoidal current shape and high output current, the current slope (di/dt) creates a significant voltage drop across the package inductance. This causes the SR controller to detect a smaller voltage drop and turn off the SR MOSFET early.

To overcome this issue, UCC24624 implements several techniques.

First, the proportional gate drive feature is implemented. As discussed earlier, the proportional gate drive reduces the SR MOSFET gate drive voltage when the SR current is small, and increases its voltage drop. This increased voltage drop could overwhelm the offset voltage introduced by the package inductance. Thus the SR MOSFET conduction time is extended.

Second, the turn-off threshold is set at 10.5 mV, instead of typically being set as a negative threshold. Because of the high di/dt and unavoidable SR package inductance, positive voltage is always expected at zero SR current. The positive turn-off threshold allows the SR MOSFET to continue conduction toward the end of the intended conduction period without the concern of causing negative SR current because of anticipating the positive offset voltage on the package inductances.

Last, UCC24624 also allows the user to further increase the turn-off threshold to accommodate higher parasitic inductance MOSFET packages, such as TO-220 packages. As illustrated in [Figure 8-6](#), UCC24624 has an internal current source that flows out of the VSS pin. By connecting a resistor from the VSS pin to the SR MOSFET source, the voltage drop across the external resistor increases the turn-off threshold. This increased turn-off threshold makes it more suitable for TO-220 packages. Less than 70-mV offset is recommended. When using the low inductance MOSFET packages, such as SON5x6, the external resistor is not needed because the proportional gate drive alone can take care of the offset caused by the smaller package inductance.

Note

To ensure normal system operation, VSS pin must never be kept open.




Figure 8-6. Adjustable Turn-off Threshold

The internal current source is at 330 μA and the external offset resistor value is recommended to be less than 212 Ω . The offset resistor R_{offset} can be calculated by using [Equation 2](#) with the desired turn-off threshold V_{THOFF} .

$$R_{\text{offset}} = \frac{V_{\text{THOFF}} - 10.5\text{mV}}{330\mu\text{A}} \quad (2)$$

This added offset voltage only changes the SR turn-off threshold, while the proportional gate drive threshold remains the same.

8.3.4 Noise Immunity

To ensure reliable SR operation and to avoid false turn-on and turn-off, features such as blanking time, adaptive turn-on delay, and interlock logic are implemented. As illustrated in [Figure 8-7](#), the SR control is blanked by the on-time blanking, off-time blanking and two-channel interlock logic.




Figure 8-7. Blanking Time and Interlock Logic in UCC24624

8.3.4.1 On-Time Blanking

Right after the SR MOSFET turn on, the SR is driven fully on. For the LLC resonant converter, the SR current rises from zero. It is desired to keep the SR on during this situation and allow the current to rise to a high enough level to maintain the full conduction time. In UCC24624, after the SR is turned on, a minimum on time blanking of 475 ns is implemented. During the on-time blanking time, the SR keeps conducting regardless of its drain to source voltage. This on-time blanking limits the maximum switching frequency of the LLC converter to 625 kHz.

8.3.4.2 Off-Time Blanking

When the converter operates in burst mode, during the off period of the secondary side synchronous rectifiers, there is large parasitic ringing (DCM ring) caused by the transformer magnetizing inductance and the switch node capacitance. During the first few ringing cycles of the off period, there is a good chance that the SR MOSFET drain voltage will resonate below the SR controller turn-on threshold. The SR MOSFET could be falsely turned on at these instances, which could introduce extra power loss and EMI noise.

In UCC24624, a fixed 650-ns off-time blanking period is implemented. After the SR is turned off, and after its drain voltage rises above 1.5 V, the SR won't turn on again for at least the off-time blanking time, regardless of its drain to source voltage. Additional adaptive turn-on delay is also implemented to further enhance the noise immunity capability during burst mode operation.

8.3.4.3 Two-Channel Interlock

In LLC converters, the two SR MOSFETs are directly connected with the transformer secondary side. If for any reason, both SRs turn on at the same time, the transformer secondary side is shorted. This could cause large current and destructive component failures.

To prevent this shoot-through current of the two SR MOSFETs, UCC24624 include a two-channel interlock mechanism. The turn-on of one SR MOSFET, prevents the turn-on of the other SR MOSFET, as illustrated in [Figure 8-7](#).

8.3.4.4 SR Turn-on Re-arm

After been turned off in each switching cycle, the VG1 and VG2 outputs may only turn on again when the controller has been armed for the new switching cycle. The controller is armed for each successive SR cycle only at off-time blanking T_{OFFMIN} expiring after the VD pin voltage rises 1.5 V above the VSS pin.

8.3.4.5 Adaptive Turn-on Delay

To further enhance noise immunity of the SR controller, UCC24624 implements an adaptive turn-on delay. During most operating conditions, 155-ns of turn-on delay is applied to both channel's turn-on stage. However, at a lighter load, or during burst off period, this turn-on delay is increased to further enhance the noise immunity and allow the controller to reject the leading edge current spike and DCM ring. In these conditions, the turn-on delay is increased to 275 ns. The turn-on delay increasing can be observed in below conditions.

- Burst mode operation. During LLC normal operation, two SR MOSFETs are turned on and off alternatively, in a complementary fashion. However, during burst operation, after one SR MOSFET turns off, the other SR MOSFET stays off. This gives the indication of the LLC converter entering the burst-mode operation. In UCC24624, after one channel SR is turned off, its turn-on delay for the next turn-on is increased to 275 ns, for improved DCM ring rejection capability. If the other channel SR is turned on after this channel SR turning off, the LLC is still in normal operating mode. The turn-on delay is reset to the 155-ns value. Otherwise, UCC24624 detects the LLC entering burst-mode operation and the SR turn-on delay stays at 275 ns to help reject the DCM ring. This adaptive turn-on delay allows long turn-on delay during burst mode operation, with shorter delay during normal operation to minimize the conduction loss.
- Short SR conduction time. At light load, the SR current could start with a short leading edge spike of positive current, followed by the negative current, and then the full positive current, as shown in [Figure 8-8](#). This is caused by the SR parasitic capacitance and the LLC resonant behavior. When the negative current appears, the SR is turned off with minimum on time (on-time blanking). This is the indication that the leading edge current spike causes abnormal operation. Once the short SR conduction time is detected, the IC sets the turn-on delay to 275 ns. This long turn-on delay can further help to reject the leading edge current spike. It also helps to provide better DCM ring rejection during burst mode operation, since the burst mode operation only happens at light load. This increased turn-on delay time is reset when the SR voltage drop is more than 40 mV (V_{DS} more negative than -40 mV) at the middle of its conduction time for 8 consecutive cycles.




FIG 8-8. SR current with leading edge spike

To avoid the DCM ring turn on and SR leading edge current spike, an extra resistor can be added between the SR MOSFET drain and UCC24624 VD pins, as shown in FIG 8-9. The extra resistor helps to further improve the noise immunity. Furthermore, this resistor also limits the negative current flowing into the VD pins, during SR body diode conduction time. A resistor value around 1 k Ω is recommended if this resistor is needed.




FIG 8-9. UCC24624 configuration with VD resistors

8.3.5 Gate Voltage Clamping

With the wide VDD voltage range capability, UCC24624 clamps the gate driver voltage to a maximum level of 11 V to allow fast driving speed, low driving loss, and compatibility with different MOSFETs. The 11-V level is chosen to minimize the conduction loss for non-logic level MOSFETs. The gate-driver voltage clamp is achieved through the regulated REG pin voltage. When the VDD voltage is above 11 V, the linear regulator regulates the REG pin voltage to 11 V, which is also the power supply of the gate driver stage. This way, the MOSFET gate is well clamped at 11 V, regardless of how high the VDD voltage is. When the VDD voltage is getting close to or below the programmed REG pin regulation voltage, UCC24624 can no longer regulate the REG pin voltage. Instead, it enters a pass-through mode where the REG pin voltage follows the VDD pin voltage minus a smaller linear regulator dropout voltage. During this time, the gate driver voltage is lower than its programmed value but

still provides the SR driving capability. The UCC24624 is disabled once the REG pin voltage drops below its UVLO OFF level V_{REG_OFF} .

8.3.6 Standby Mode

With stringent efficiency standards such as Department of Energy (DoE) level VI and Code of Conduct (CoC) version 5 tier 2, external power supplies are expected to maintain a very low standby power at no load conditions. It is essential for the SR controller to enter the low power standby mode to help reduce the no load power consumption.

During standby mode, the power converter loss allocation is quite different compared with heavy load. At heavier load, both conduction loss and switching loss are quite high. However, at light load, the conduction loss becomes insignificant and switching loss dominates the total loss. To help improve the standby power, modern power supply controllers often enter burst mode to save the switching loss. Furthermore, in each burst switching cycle, the energy delivered is maximized to minimize the number of switching cycles needed and further reduces the switching loss.

Traditionally, the SR controller monitors the SR conduction time to distinguish the normal operation mode or the standby mode. Because of the burst mode operation, the converter is equivalently operating at a much higher power level with long SR conduction time. This criterion is no longer suitable for the modern power supply controller designed for delivering minimum standby power.

Instead, in UCC24624, a frequency based standby mode detection is used. UCC24624 continuously monitors the average switching frequency of SR channel 1. Once the average switching frequency of channel 1 SR MOSFET drops below 9 kHz for 7.5 ms, the UCC24624 enters the standby mode, stops SR MOSFETs switching, and reduces its current consumption to I_{VDD_STBY} . During standby mode, the SR switching cycle is continuously monitored through the body diode conduction. Once the average switching frequency is more than 15.6 kHz within 7.5 ms, the SR MOSFET operation is enabled again. UCC24624 ignores the first SR switching cycle after coming out of standby mode to make sure the SR isn't turned on in the middle of the switching cycle.

8.4 Device Functional Modes

8.4.1 UVLO Mode

UCC24624 uses the REG pin voltage to detect UVLO instead of the VDD pin voltage. When the REG voltage has not yet reached the V_{REG_ON} threshold, or has fallen below the UVLO threshold V_{REG_OFF} , the device operates in the low-power UVLO mode. In this mode, most internal functions are disabled and VDD current is I_{VDD_START} . If the REG pin is above 2 V, there is an active pull down from VG1 and VG2 to PGND to prevent the SR from falsely turning on due to noise. When the REG pin voltage is less than 2 V, there is a weak pull down from VG1 and VG2 to PGND and this also prevents noise from turning on SR MOSFETs. The device exits UVLO mode when REG increases above the V_{REG_ON} threshold.

8.4.2 Standby Mode

Standby mode is a low-power operating mode to help achieve low standby power for the entire power supply. UCC24624 detects the average operation frequency of channel 1 SR MOSFET and enters or exits the standby mode operation automatically. VDD current reduces to I_{VDD_STBY} level. During standby mode, the majority of the SR control functions are disabled, except the switching frequency monitoring and the active pull down on the gate drivers.

8.4.3 Run Mode

Run mode is the normal operating mode of the controller, when not in UVLO mode, or standby mode. In this mode, VDD current is higher because all internal control and timing functions are operating and the VG1 and VG2 outputs are driving the MOSFETs for synchronous rectification. VDD current is the sum of I_{VDD_RUN} plus the average current necessary to drive the load on the VG1 and VG2 outputs. The VG1 and VG2 voltages are automatically adjusted based on the SR MOSFET drain-to-source voltages. Before REG pin voltage reaches V_{REG_ON} threshold, one of the drain-to-source voltages (VD1 or VD2) must switch above V_{THARM} for proper switching of VG1 and VG2 outputs. This can be easily achieved by powering up the VDD from the output of the LLC or switching the LLC first before REG pin voltage reaches V_{REG_ON} threshold.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

UCC24624 is a high performance synchronous rectifier controller used to replace output diode rectifiers in an LLC converter with synchronous rectifier (SR) MOSFETs. The SR-MOSFETs can achieve very low conduction loss compared to that of diode rectifiers, significantly improving the efficiency and thermal performance of the converter.

9.2 Typical Application

The UCC24624EVM-015 was used to replace rectifier diodes in a 120-W LLC converter using the UCC256302 LLC controller. The power converter had an input voltage (V_{IN}) range of 340 V to 410 V with a typical input of 390 V, with a regulated 12-V output. More details about this power stage can be found in [UCC256301 LLC Evaluation Module](#). More information regarding designing PFC and LLC stages can be found on these training topics ([LLC Design Principles and Optimization for Transient Response](#), [A new way to PFC and an even better way to LLC](#), and [PFC for not dummies](#)).

The schematic of the UCC24624EVM-15 is shown in [Figure 9-1](#).




Figure 9-1. Schematic of UCC24624EVM-15

The top and bottom view of UCC24624EVM-015 are shown in [Figure 11-2](#) and [Figure 11-3](#).

9.2.1 Design Requirements

The overall system requirements are summarized in [表 9-1](#).

表 9-1. UCC24624EVM-015 LLC Power Stage Specifications

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
DC voltage range		340	390	410	VDC
OUTPUT CHARACTERISTICS					
Output Voltage	No load to full load = 10 A		12		VDC
Output Current	340-V to 41-V VDC			10	A
SYSTEM CHARACTERISTICS					
Switching frequency		53		160	kHz
Peak efficiency	390 VDC, load = 10 A		96.5%		

9.2.2 Detailed Design Procedure

9.2.2.1 MOSFET Selection

In this UCC256302-based LLC resonant converter, the transformer secondary side is a center-tap structure. The SR MOSFET voltage stress, without considering the ringing voltages, must be twice of the output voltage. Given the 12-V output, this determines the SR steady state voltage stress of 24 V. However, due to the switching noises at MOSFET turn off, there is always extra voltage stress. To ensure enough design margin, 60-V rating MOSFETs were selected.

The selection of the MOSFET on-state resistance is the trade-off among performance at full load, light load, as well as cost. The lower on-state resistance gives lower conduction loss at heavy load while increases the switching loss at lighter load. It is also higher cost. Generally, the on-state resistance must be selected so that the 35-mV proportional gate drive threshold doesn't get activated until last 25% of the overall conduction time. The SR MOSFET on-state resistance can be selected as [式 3](#). A 2.5-mΩ MOSFET was selected as the synchronous rectifier.

$$R_{DSon} = \frac{2\sqrt{2} \times 35mV}{\pi \times I_{out\_max}} = 3.15m\Omega \quad (3)$$

9.2.2.2 Snubber Design

It may be required to adjust snubbing components C3, C4, R2 and R5 to dampen noise.

To adjust these components requires knowing the LLC transformers secondary leakage inductance (Lslk) and measuring the secondary resonant ring frequency (fr) in circuit at minimal load of 10% or less. TI also recommends that the SR is not engaged while doing this and capacitors C3 and C4 are removed from the evaluation module. ConnectTP6 to ground to disable the gate driver.

The secondary winding capacitance (Cs) then needs to be calculated based on [式 4](#). Note that for a transformer with a secondary winding leakage inductance of 3.8 μH and a ring frequency of 2 MHz, the parasitic capacitance would be 1.7 nF.

$$Cs = \frac{1}{(2 \times \pi \times f_r)^2 \times Lslk} = \frac{1}{(2 \times \pi \times 2MHz)^2 \times 3.8\mu H} = 1.7nF \quad (4)$$

Based on the calculated Cs, Lslk and fr the snubber resistors R2 and R5 can be set to critically dampen the ringing on the secondary, which requires setting the Q of the circuit equal to 1.

$$R2 = R5 = \frac{1}{Q} \sqrt{\frac{L_{slk}}{C_s}} = \frac{1}{1} \sqrt{\frac{3.8\mu H}{1.7nF}} \approx 47 \Omega \quad (5)$$

Capacitors C3 and C5 are used to limit the time the snubber resistor is applied to the aux winding during the switching cycle. It is recommended to set the snubber capacitor C3 with 式 6 based on the LLC converters minimum switching frequency (f_{SW}). For an LLC converter with a minimum switching at 85 kHz in the example would require a C3 and C4 would be roughly 497 pF.


$$C3 = C4 = \frac{0.01}{5 \times f_{sw} \times R3} = \frac{0.01}{5 \times 85kHz \times 47.3\Omega} \approx 497pF \quad (6)$$

Note that the calculations for R2, R5, C3, and C4 are just starting points and must be adjusted based on individual preference, performance and efficiency requirements.


9.2.3 Application Curves

The typical operation waveforms, as well as the efficiency performance are summarized in following sections.


- CH1 = VG1(TP4), CH3 = Q1 drain (TP2), CH2 = VG2(TP5), CH4 = Q1 drain (TP3)




9-2. $V_{IN} = 340$ V, $I_{OUT} = 0$ A, No Gate Drive Under Light Load (VG1, VG2)



9-3. $V_{IN} = 340$ V, $I_{OUT} = 0.3$ A, LLC is Operating In Burst Mode



9-4. $V_{IN} = 340$ V, $I_{OUT} = 10$ A Full Load



9-5. $V_{IN} = 390$ V, $I_{OUT} = 0$ A, No Gate Drive Under Light Load (VG1, VG2)




FIG 9-6. $V_{IN} = 390\text{ V}$, $I_{OUT} = 0.3\text{ A}$, LLC is Operating In Burst Mode




FIG 9-7. $V_{IN} = 390\text{ V}$, $I_{OUT} = 10\text{ A}$ Full Load




FIG 9-8. $V_{IN} = 410\text{ V}$, $I_{OUT} = 0\text{ A}$, No Gate Drive Under Light Load (VG1, VG2)




FIG 9-9. $V_{IN} = 410\text{ V}$, $I_{OUT} = 0.3\text{ A}$, LLC is Operating In Burst Mode




FIG 9-10. $V_{IN} = 410\text{ V}$, $I_{OUT} = 10\text{ A}$ Full Load




FIG 9-11. $V_{IN} = 390\text{ V}$, Power Converter System Efficiency Using SR FETs

10 Power Supply Recommendations

UCC24624 internal circuits are powered from REG pin only. There is an internal linear regulator between VDD pin and REG pin to provide a well-regulated REG pin voltage when VDD voltage is above 11 V. This allows the device to have better bypassing and better gate driver performance.

It is important to keep the sufficient bypass cap on REG pin. A minimum of 1-μF bypass capacitor is required. When the gate charge current is higher than 5 mA, it is required to have at least 2.2-μF bypass capacitor on REG pin.

VDD pin is the main power source of the device. Keep the voltage on VDD pin between 4.25 V and 26 V for normal operation. Refer to [セクション 7.5](#) for the tolerances on the REG pin UVLO ON and OFF levels. It is recommended to power up the VDD from the output of LLC as shown in [図 8-1](#). It will make sure one of the drain-to-source voltages (VD1 or VD2) will switch above V_{THARM} before REG pin voltage reaches V_{REGON} threshold for the proper switching of VG1 and VG2. Other power up methods are also possible ([図 10-1](#)).

For the applications where LLC output voltage is higher than 24.75 V, an external resistor between LLC output voltage and UCC24624 can be used to allow internal clamp circuit keeping the VDD voltage below its recommended maximum voltage rating, as shown in [図 8-3](#). The series resistor can be calculated as in [式 7](#). In [式 7](#), $V_{OUT(max)}$ is the maximum output voltage of LLC converter, including its transient conditions, $V_{CLAMP(min)}$ is the minimum clamping voltage considering tolerance, and I_{LIM} is the maximum current allowed by the clamping circuit of 15 mA.

$$R_{LIM} = \frac{V_{OUT(max)} - V_{CLAMP(min)}}{15mA} \quad (7)$$

After the resistor is inserted, calculate the minimum voltage on VDD to ensure sufficient voltage on VDD for the SR driving. The voltage on VDD based on R_{LIM} can be calculated as [式 8](#). The VDD voltage under this condition must be higher than desired minimum SR driving voltage. In this equation, V_{OUT} is the nominal output voltage, R_{LIM} is the current limiting resistor value. Q_g is the SR gate charge for **each** SR MOSFET and f_{SW} is the maximum switching frequency of LLC converter.

$$V_{VDD(min)} = V_{OUT} - R_{LIM} \times (2 \times Q_g \times f_{SW} + I_{VDD(RUN)}) \quad (8)$$

If the output voltage is higher than 36 V, or no suitable current limit resistor R_{LIM} can be selected or in case, the auxiliary winding can be used to power up the UCC24624. The circuit diagram of powering UCC24624 using auxiliary winding is shown in [図 10-1](#). Other option would be to use a linear regulator to create bias power from the output voltage directly. But this is a less efficient solution.




图 10-1. Powering UCC24624 Using Auxiliary Winding


11 Layout

11.1 Layout Guidelines


The printed circuit board (PCB) requires careful layout to minimize current loop areas and track lengths, especially when using single-sided PCBs.

- Place a ceramic MLCC bypass capacitor as close as possible to REG and GND.
- Avoid connecting VD1 or VD2 and VSS sense points at locations where stray inductance is added to the SR MOSFET package inductance, as this tends to turn off the SR prematurely.
- Run a trace from the VD1 or VD2 pin directly to the MOSFET drain pad to avoid sensing voltage across the stray inductance in the SR drain current path.
- Run a trace from the VSS pin directly to the MOSFET source pad to avoid sensing voltage across the stray inductance in the SR source current path. Because this trace shares both the gate driver path and the MOSFET voltage sensing path, TI recommends making this trace as short as possible.
- Run parallel traces from VG1 or VG2 and PGND to the SR MOSFET. Include a series gate resistance to dampen ringing if it is needed.


11.2 Layout Example



11-1. UCC24624 Layout Example



11-2. UCC24624EVM-015 (Top View)



11-3. UCC24624EVM-015 (Bottom View)

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the UCC24624 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

12.4 Trademarks

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC24624DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U24624
UCC24624DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U24624
UCC24624DT	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U24624
UCC24624DT.B	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U24624
UCC24624DTG4	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U24624
UCC24624DTG4.B	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U24624

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC24624DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC24624DT	SOIC	D	8	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC24624DTG4	SOIC	D	8	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC24624DR	SOIC	D	8	2500	353.0	353.0	32.0
UCC24624DT	SOIC	D	8	250	213.0	191.0	35.0
UCC24624DTG4	SOIC	D	8	250	213.0	191.0	35.0




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月