

UCC5871-Q1 30A 絶縁型 IGBT/SiC MOSFET ゲート・ドライバ、車載アプリケーション用先進保護機能付き

1 特長

- 分割出力ドライバは、30A のピーク・ソース (供給) 電流と 30A のピーク・シンク (吸い込み) 電流を実現
- 150ns (最大値) の伝搬遅延時間とプログラマブルな最小パルス除去を備えたインターロックおよび貫通電流保護機能
- 1 次側と 2 次側のアクティブ短絡 (ASC) をサポート
- 設定可能なパワー・トランジスタ保護機能
 - DESAT に基づく短絡保護機能
 - シャント抵抗を使った過電流および短絡保護機能
 - NTC による過熱保護
 - パワー・トランジスタ障害時のプログラマブル・ソフト・ターンオフ (STO) と 2 レベル・ターンオフ (2LTOFF)
- 機能安全準拠
 - 機能安全アプリケーション向けに開発
 - ASIL D までの ISO 26262 システム設計を支援するドキュメントを提供
- 診断機能内蔵:
 - 保護コンパレータのための内蔵セルフ・テスト (BIST)
 - IN+ からトランジスタのゲートへの経路の整合性
 - パワー・トランジスタのスレッシュホールドの監視
 - 内部クロックの監視
 - フォルト・アラーム (nFLT1) および警告 (nFLT2) 出力
- 内蔵の 4A アクティブ・ミラー・クランプまたは外付けのミラー・クランプ・トランジスタ用外部駆動 (任意)
- 先進の高電圧クランプ制御
- 内部および外部電源の低電圧および過電圧保護
- 低電源またはフローティング入力時の、アクティブ出力プルダウンおよびデフォルト Low 出力
- ドライバ・ダイ温度センシングおよび過熱保護機能
- $V_{CM} = 1000V$ で $100kV/\mu s$ 以上のコモン・モード過渡耐性 (CMTI)
- SPI ベースのデバイス再構成、検証、監視、診断機能
- 内蔵 10 ビット ADC によるパワー・トランジスタ温度、電圧、電流の監視

2 アプリケーション

- HEV および EV トラクション・インバータ
- HEV および EV 電源モジュール


3 概要

UCC5871-Q1 デバイスは、EV/HEV アプリケーションの大電力 SiC MOSFET および IGBT を駆動するための高度に構成可能な絶縁型シングル・チャネル・ゲート・ドライバです。シャント抵抗を使った過電流保護、NTC を使った過熱保護、DESAT 検出などのパワー・トランジスタ保護機能には、これらのフォルト中の選択可能なソフト・ターンオフまたは 2 レベルのターンオフが含まれます。アプリケーションのサイズをさらに小さくするため、UCC5871-Q1 は、スイッチング中の 4A アクティブ・ミラー・クランプとドライバに電力が供給されていない間のアクティブ・ゲート・プルダウンを内蔵しています。内蔵の 10 ビット ADC を使うと、最大 6 つのアナログ入力とゲート・ドライバ温度を監視することでシステム管理を強化できます。システム設計を簡素化する診断および検出機能を内蔵しています。これらの機能のパラメータとスレッシュホールドは SPI インターフェイスを使って設定できるため、本デバイスはほとんどすべての SiC MOSFET または IGBT と組み合わせて使用できます。

製品情報

部品番号 (1)	パッケージ	本体サイズ (公称)
UCC5871-Q1	SSOP (36)	12.8mm × 7.5mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1	6.10 Switching Characteristics.....	16
2 アプリケーション	1	6.11 Typical Characteristics.....	18
3 概要	1	7 Layout	22
4 Revision History	2	7.1 Layout Guidelines.....	22
5 Pin Configuration and Functions	3	7.2 Layout Example.....	23
6 Specifications	6	8 Device and Documentation Support	24
6.1 Absolute Maximum Ratings.....	6	8.1 Device Support.....	24
6.2 ESD Ratings.....	6	8.2 Documentation Support.....	24
6.3 Recommended Operating Conditions.....	6	8.3 Receiving Notification of Documentation Updates....	24
6.4 Thermal Information.....	7	8.4 サポート・リソース.....	24
6.5 Power Ratings.....	7	8.5 Trademarks.....	24
6.6 Insulation Specifications.....	7	8.6 Electrostatic Discharge Caution.....	24
6.7 Safety Limiting Values.....	8	8.7 Glossary.....	24
6.8 Electrical Characteristics.....	9	9 Mechanical, Packaging, and Orderable Information..	24
6.9 SPI Timing Requirements.....	16		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
December 2022	*	Initial Release

5 Pin Configuration and Functions




图 5-1. DWJ 36-Pin SOIC Top View

表 5-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	GND1	G	Primary Side Ground. Connect all GND1 pins together and to the PCB ground plane on the primary side.
2	NC	—	No internal connection. Connect to GND1.
3	NC	—	No internal connection. Connect to GND1.
4	NC	—	No internal connection. Connect to GND1.
5	NC	—	No internal connection. Connect to GND1.
6	ASC_EN	I	Active Short Circuit Enable Input. ASC_EN enables the ASC function and forces the output of the driver to the state defined by the ASC input. If ASC is high, OUTH is pulled high. If ASC is low, OUTL is pulled low.
7	nFLT1	O	Fault Indicator Output 1. nFLT1 is used to interrupt the host when a fault occurs. Faults that are unmasked pull nFLT1 low when the fault occurs. nFLT1 is high when all faults are either non-existent or masked.
8	nFLT2/DOUT	O	Fault Indicator Output 2. nFLT2 is used to interrupt the host when a fault occurs. Additionally, nFLT2 may be configured as DOUT to provide the host controller a PWM signal with a duty cycle relative to the ADC input of interest. Faults that are unmasked pull nFLT2 low when the fault occurs. nFLT2 is high when all faults are either non-existent or masked.
9	V _{CC1}	P	Primary Side Power Supply. Connect a 3V to 5.5V power supply to VCC1. Bypass VCC1 to GND1 with ceramic bulk capacitance as close to the VCC1 pin as possible.
10	ASC	I	Active Short Circuit Control Input. ASC sets the drive state when ASC_EN is high. If ASC is high, OUTH is pulled high. If ASC is low, OUTL is pulled low.
11	IN-	I	Negative PWM Input. IN- is connected to the IN+ from the opposite arm of the half-bridge. If IN+ and IN- overlap, the Shoot Through Protection (STP) fault is asserted.
12	IN+	I	Positive PWM Input. IN+ drives the state of the driver output. With the driver enabled, when IN+ is high, OUTH is pulled high. When IN+ is low, OUTL is pulled low. Drive IN+ with a 1kHz to 50kHz PWM signal, with a logic level determined by the VCC1 voltage. IN+ is connected to the IN- of the opposite arm of the half-bridge. If IN+ and IN- overlap, the Shoot Through Protection (STP) fault is asserted.
13	CLK	I	SPI Clock. CLK is the clock signal for the main SPI interface. The SPI interface operates with clock rates up to 4MHz.
14	nCS	I	SPI Chip Selection Input. nCS is an active low input used to activate the SPI peripheral device. Drive nCS low during SPI communication. When nCS is high, the CLK and SDI inputs are ignored.
15	SDI	I	SPI Data Input. SDI is the data input for the main SPI interface. Data is sampled on the falling edge of CLK, SDI must be in a stable condition to ensure proper communication.

表 5-1. Pin Functions (continued)

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.	NAME		
16	SDO	O	SPI Data Output. SDO is the data output for the main SPI interface. Data is clocked out on the falling edge of CLK, SDO is changed with a rising edge of CLK.
17	V _{REG1}	P	Internal Voltage Regulator Output. VREG1 provides a 1.8V rail for internal primary-side circuits. Bypass VREG1 to GND1 with at least 4.7µF of ceramic capacitance. Do not put any additional load on VREG1.
18	GND1	G	Primary Side Ground. Connect all GND1 pins together and to the PCB ground plane on the primary side.
19	V _{EE2}	P	Secondary Negative Power Supply. Connect all VEE2 supply inputs together. Connect a -12V to 0V power supply to VEE2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VEE2 to GND2 with at least 1µF of ceramic capacitance as close to the VEE1 pin as possible.
20	V _{REG2}	P	Internal voltage regulator output. VREG2 provides a 1.8V rail for internal secondary-side circuits. Bypass VREG2 to VEE2 with at least 4.7µF of ceramic capacitance. Do not put any additional load on VREG2.
21	AI6	I	Analog Input 6. AI6 is a multi-function input. It is configurable as an input to the internal ADC, a power FET current sense protection comparator input, and an ASC input for the secondary side.
22	AI5	I	Analog Input 5. AI5 is a multi-function input. It is configurable as an input to the internal ADC, a power FET over temperature protection comparator input, and an ASC_EN input for the secondary side.
23	AI4	I	Analog Input 4. AI4 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
24	AI3	I	Analog Input 3. AI3 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
25	AI2	I	Analog Input 2. AI2 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
26	AI1	I	Analog Input 1. AI1 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
27	V _{REF}	P	Internal ADC Voltage Regulator Output. VREF provides an internal 4V, reference for the ADC. Bypass VREF to GND2 with at least 1µF of ceramic capacitance. If an external reference is desired, disable the internal VREF using the SPI register, and connect a 4V reference supply to VREF. Loads up to 5mA on VREF are allowed.
28	GND2	G	Gate Drive Common Input. Connect GND2 to the power FET source/ IGBT emitter. All AIx inputs, VREF, and DESAT are referenced to GND2.
29	CLAMP	IO	Miller Clamp Input. The CLAMP input is used to hold the gate of the power FET strongly to VEE2 while the power FET is "off". CLAMP is configurable as an internal Miller clamp, or to drive an external clamping circuit. When using the internal clamping function, connect CLAMP directly to the power FET gate. When configured as an external clamp, connect CLAMP to the gate of an external pulldown MOSFET.
30	V _{EE2}	P	Secondary negative power supply. Connect all VEE2 supply inputs together. Connect a -12V to 0V power supply to VEE2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VEE2 to GND2 with at least 1µF of ceramic capacitance as close to the VEE2 pin as possible. Additional capacitance may be needed depending on the required drive current.
31	OUTL	O	Negative Gate Drive Voltage Output. When the driver is active, OUTL drives the gate of the power FET low when INP is low. Connect OUTL to the gate of the power FET through a gate resistor. The value of the gate resistor is chosen based on the slew rate required for the application.
32	OUTH	O	Positive Gate Drive Voltage Output. When the driver is active, OUTH drives the gate of the power FET high when INP is high. Connect OUTH to the gate of the power FET through a gate resistor. The value of the gate resistor is chosen based on the slew rate required for the application.
33	V _{BST}	P	Bootstrap Supply. VBST supplies power for the OUTH drive. Connect a 0.1µF ceramic capacitor between VBST and OUTH.
34	V _{CECLP}	I	VCE Clamp Input. VCECLP clamps to a diode above the VCC2 rail and indicates a fault when the voltage at VCECLP is above the VCECLPth threshold. Bypass VCECLP to VEE2 with ceramic capacitor and, in parallel, connect a resistor. Additionally, connect VCECLP to the anode of a zener diode to the collector of the power FET.
35	V _{CC2}	P	Secondary Positive Power Supply. Connect a 15V to 30V power supply to VCC2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VCC2 to GND2 and VCC2 to VEE2 with bulk ceramic capacitance as close to the VCC2 pin as possible. Additional capacitance may be needed depending on the required drive current.

表 5-1. Pin Functions (continued)

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.	NAME		
36	DESAT	I	Desaturation based Short Circuit Detection Input. DESAT is used to detect a short circuit in the power FET. Bypass DESAT to GND2 with a ceramic capacitor to program the DESAT blanking time. In parallel, connect a schottky diode with the cathode connected to the DESAT. Additionally, connect DESAT to a resistor to the anode of a diode to the collector of the power FET to adjust the DESAT protection threshold. DESAT detects a fault when the VCE voltage of the power FET exceeds the defined threshold while the power FET is on.

(1) P = Power, G = Ground, I = Input, O = Output, - = NA

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC1}	Supply voltage primary side referenced to GND1	−0.3	6	V
V _{CC2}	Positive supply voltage secondary side referenced to GND2	−0.3	33	V
V _{EE2}	Negative supply voltage output side referenced to GND2	−15	0.3	V
V _{SUP2}	Total supply voltage output side (V _{CC2} - V _{EE2})	−0.3	33	V
V _{OUTH} , V _{OUTL}	Voltage on the driver output pins referenced to GND2	V _{EE2} −0.3	V _{CC2} +0.3	V
V _{IOP}	Voltage on IO pins (ASC, ASC_EN, CLK, IN+, IN−, nCS, nFLT _x , SDI, SDO) on primary side referenced to GND1	−0.3	V _{CC1} +0.3	V
V _{CLAMP}	Voltage on the Miller clamp pin referenced to GND2	V _{EE2} −0.3	V _{CC2} +0.3	V
V _{DESAT}	Voltage on DESAT referenced to GND2	−0.3	V _{CC2} +0.3	V
V _{CECLP}	Voltage on VCECLP referenced to GND2	V _{EE2} −0.3	V _{CC2} +0.3	V
V _{REG1}	Voltage on VREG1 referenced to GND1	−0.3	2	V
V _{REG2}	Voltage on VREG2 referenced to VEE2	−0.3	2	V
V _{REF}	Voltage on VREF referenced to GND2	−0.3	5.5	V
V _{BST}	Voltage on VBST referenced to OUTH	−0.3	5.3	V
V _{AI}	Voltage on the analog inputs referenced to GND2	−0.3	5.5	V
T _J	Junction temperature	−40	150	°C
T _{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged device model (CDM), per AEC Q100-011	Corner pins (GND1 and VEE2)	
			Other pins	
			±750	
			±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC1}	Supply voltage input side	3		5.5	V
V _{CC2}	Positive supply voltage secondary side (V _{CC2} - GND2)	15		30	V
V _{EE2}	Negative supply voltage output side (V _{EE2} - GND2)	−12		0	V
V _{SUP2}	Total supply voltage output side (V _{CC2} - V _{EE2})	15		30	V
V _{IH}	High-level IO voltage (ASC, ASC_EN, IN+, IN−, nCS, SCLK, SDI)	0.7*V _{CC1}		V _{CC1}	V
V _{IL}	Low-level IO voltage (ASC, ASC_EN, IN+, IN−, nCS, SCLK, SDI)	0		0.3*V _{CC1}	V
I _{OHP}	Source current for primary side outputs (nFLT2, SDO)			5	mA
I _{OLP}	Sink current for primary side outputs (nFLT _x , SDO)			5	mA
I _{OH}	Driver output source current from OUTH ⁽¹⁾			15	A
I _{OL}	Driver output sink current into OUTL ⁽¹⁾			15	A
V _{AI*}	Voltage on analog input (AI) pins referenced to GND2	0		V _{REF} +0.1	V

6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{VREG1}	Output voltage at VREG1 referenced to GND1 ⁽²⁾		1.8		V
V _{VREG2}	Output voltage at VREG2 referenced to VEE2 ⁽³⁾		1.8		V
V _{VBST}	Output voltage at VBST referenced to OUTH ⁽⁴⁾		V _{cc2} + 4.5		V
V _{VREF}	Voltage on the VREF pin vs GND2 ⁽⁵⁾	0	4	4.1	V
CMTI	Common mode transient immunity rating (dV/dt rate across the isolation barrier)			100	kV/us
f _{PWM}	PWM input frequency (IN+ and IN- pins)			50	kHz
f _{SPI}	SPI clock frequency			4	MHz
T _J	Maximum junction temperature	– 40		150	°C
t _{PWM}	PWM input pulse width (IN+ and IN- pins)	250			ns

- (1) External gate resistor needs to be used to limit the max drive current to be not more than 15A.
 (2) Connect a decoupling capacitor of 0.1uF+4.7uF between VREG1 and GND1. Do not connect external supply.
 (3) Connect a decoupling capacitor of 0.1uF+4.7uF between VREG2 and VEE2. Do not connect external supply.
 (4) Connect a decoupling capacitor of 100nF between VBST and OUTH. Do not connect external supply.
 (5) Connect a decoupling capacitor of 1.0uF on the VREF pin.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		UCC5870/UCC5871		UNIT
		DWJ		
		36 SOIC		
R _{θJA}	Junction-to-ambient thermal resistance	50.6		°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	17.5		°C/W
R _{θJB}	Junction-to-board thermal resistance	21.3		°C/W
Ψ _{JT}	Junction-to-top characterization parameter	5.3		°C/W
Ψ _{JB}	Junction-to-board characterization parameter	20.2		°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A		°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Maximum power dissipation (both sides)	T _A = 125°C			500	mW
P _{D1}	Maximum power dissipation (side-1)	T _A = 125°C			50	mW
P _{D2}	Maximum power dissipation (side-2)	T _A = 125°C			450	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFIC ATION	UNIT
PACKAGE SPECIFICATIONS				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	600	V
	Material group	According to IEC60664-1	I	

6.6 Insulation Specifications (continued)

PARAMETER		TEST CONDITIONS	SPECIFICATION	UNIT
	Overvoltage category	Rated mains voltage $\leq 600 \text{ V}_{\text{RMS}}$	I-IV	
		Rated mains voltage $\leq 1000 \text{ V}_{\text{RMS}}$	I-III	
Test 1				
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V_{PK}
V_{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDb) test	1500	V_{RMS}
		DC voltage	2121	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, $t=60\text{s}$ (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$, $t=1\text{s}$ (100% production)	8000	V_{PK}
V_{IOSM}	Maximum surge isolation voltage	Test method per IEC 62368-1, 1.2/50 μs waveform, $V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}}$	8000	V_{PK}
q_{pd}	Apparent charge	Method a: After I/O safety test subgroup 2/3, $V_{\text{ini}} = V_{\text{IOTM}}$, $t_{\text{ini}} = 60 \text{ s}$; $V_{\text{pd(m)}} = 1.2 \times V_{\text{IORM}}$, $t_{\text{m}} = 10 \text{ s}$	≤ 5	pC
		Method a: After environmental tests subgroup 1, $V_{\text{ini}} = V_{\text{IOTM}}$, $t_{\text{ini}} = 60 \text{ s}$; $V_{\text{pd(m)}} = 1.6 \times V_{\text{IORM}}$, $t_{\text{m}} = 10 \text{ s}$	≤ 5	
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}$, $t_{\text{ini}} = 1 \text{ s}$; $V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}$, $t_{\text{m}} = 1 \text{ s}$	≤ 5	
Test 2				
C_{IO}	Barrier capacitance, input to output ⁽²⁾	$V_{\text{IO}} = 0.4 \times \sin(2 \pi ft)$, $f = 1 \text{ MHz}$	2	pF
R_{IO}	Insulation resistance, input to output ⁽²⁾	$V_{\text{IO}} = 500 \text{ V}$, $T_{\text{A}} = 25^{\circ}\text{C}$	10^{12}	Ω
		$V_{\text{IO}} = 500 \text{ V}$, $100^{\circ}\text{C} \leq T_{\text{A}} \leq 125^{\circ}\text{C}$	10^{11}	
		$V_{\text{IO}} = 500 \text{ V}$ at $T_{\text{S}} = 150^{\circ}\text{C}$	10^9	
V_{ISO}	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = V_{\text{RMS}}$, $t = 60 \text{ s}$ (qualification), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = V_{\text{RMS}}$, $t = 1 \text{ s}$ (100% production)		V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.
- (2) All pins on each side of the barrier tied together creating a two-pin device.

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
36-DWJ PACKAGE					
I_{S}	Safety output supply current	$R_{\theta\text{JA}} = 50.6^\circ\text{C/W}$, $V_{\text{VCC2}} = 15\text{V}$, $T_{\text{J}} = 150^\circ\text{C}$, $T_{\text{A}} = 25^\circ\text{C}$		164	mA
		$R_{\theta\text{JA}} = 50.6^\circ\text{C/W}$, $V_{\text{VCC2}} = 30\text{V}$, $T_{\text{J}} = 150^\circ\text{C}$, $T_{\text{A}} = 25^\circ\text{C}$		82	
P_{S}	Safety input power	$R_{\theta\text{JA}} = 50.6^\circ\text{C/W}$, $T_{\text{J}} = 150^\circ\text{C}$, $T_{\text{A}} = 25^\circ\text{C}$		83	mW
P_{S}	Safety output power	$R_{\theta\text{JA}} = 50.6^\circ\text{C/W}$, $T_{\text{J}} = 150^\circ\text{C}$, $T_{\text{A}} = 25^\circ\text{C}$		2460	mW
P_{S}	Safety total power	$R_{\theta\text{JA}} = 50.6^\circ\text{C/W}$, $T_{\text{J}} = 150^\circ\text{C}$, $T_{\text{A}} = 25^\circ\text{C}$		2543	mW

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A. The junction-to-air thermal resistance, R_{θJA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter: $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device. $T_J(\text{max}) = T_S = T_A + R_{\theta JA} \times P_S$, where T_J(max) is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

6.8 Electrical Characteristics

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V _{IT+} (UVLO1)	UVLO threshold of V _{CC1} rising	UVOV1_LEVEL = 0	2.6	2.75	2.9	V
V _{IT+} (UVLO1)	UVLO threshold of V _{CC1} rising	UVOV1_LEVEL = 1	4.5	4.65	4.8	V
V _{IT-} (UVLO1)	UVLO threshold of V _{CC1} falling	UVOV1_LEVEL = 0	2.3	2.45	2.6	V
V _{IT-} (UVLO1)	UVLO threshold of V _{CC1} falling	UVOV1_LEVEL = 1	4.2	4.35	4.5	V
V _{HYS} (UVLO1)	UVLO threshold hysteresis of V _{CC1}			0.30		V
t _{UVLO1}	VCC1 UVLO detection deglitch time			20		μs
V _{IT-} (OVLO1)	OVLO threshold of V _{CC1} falling	UVOV1_LEVEL = 0	3.7	3.85	4.0	V
V _{IT-} (OVLO1)	OVLO threshold of V _{CC1} falling	UVOV1_LEVEL = 1	5.2	5.35	5.5	V
V _{IT+} (OVLO1)	OVLO threshold of V _{CC1} rising	UVOV1_LEVEL = 0	4.0	4.15	4.3	V
V _{IT+} (OVLO1)	OVLO threshold of V _{CC1} rising	UVOV1_LEVEL = 1	5.5	5.65	5.8	V
V _{HYS} (OVLO1)	OVLO threshold hysteresis of V _{CC1}			0.30		V
t _{OVLO1}	VCC1 OVLO detection deglitch time			20		μs
V _{IT+} (UVLO2)	UVLO threshold voltage of V _{CC2} rising with reference to GND2	UVLO2TH = 00b	15.2	16	16.8	V
		UVLO2TH = 01b	13.3	14	14.7	V
		UVLO2TH = 10b	11.4	12	12.6	V
		UVLO2TH = 11b	9.5	10	10.5	V
V _{IT-} (UVLO2)	UVLO threshold voltage of V _{CC2} falling with reference to GND2	UVLO2TH = 00b	14.25	15	15.75	V
		UVLO2TH = 01b	12.35	13	13.65	V
		UVLO2TH = 10b	10.45	11	11.55	V
		UVLO2TH = 11b	8.55	9	9.45	V
V _{HYS} (UVLO2)	UVLO threshold voltage hysteresis of V _{CC2}			1		V
t _{UVLO2}	VCC2 UVLO detection deglitch time			20		μs
V _{IT-} (OVLO2)	OVLO threshold voltage of V _{CC2} falling with reference to GND2	OVLO2TH = 00b	21.85	23	24.15	V
		OVLO2TH = 01b	19.95	21	22.05	V
		OVLO2TH = 10b	18.05	19	19.95	V
		OVLO2TH = 11b	16.15	17	17.85	V

6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT+} (OVLO2)	OVLO threshold voltage of V_{CC2} rising with reference to GND2	OVLO2TH = 00b	22.8	24	25.2	V
		OVLO2TH = 01b	20.9	22	23.1	V
		OVLO2TH = 10b	19	20	21	V
		OVLO2TH = 11b	17.1	18	18.9	V
V_{HYS} (OVLO2)	OVLO threshold voltage hysteresis of V_{CC2}			1		V
t_{OVLO2}	VCC2 OVLO detection blanking time			20		μs
V_{IT-} (UVLO3)	UVLO threshold voltage of V_{EE2} falling with reference to GND2	UVLO3TH = 00b	-3.15	-3	-2.85	V
		UVLO3TH = 01b	-5.25	-5	-4.75	V
		UVLO3TH = 10b	-8.4	-8	-7.6	V
		UVLO3TH = 11b	-10.5	-10	-9.5	V
V_{IT+} (UVLO3)	UVLO threshold voltage of V_{EE2} rising with reference to GND2	UVLO3TH = 00b	-2.1	-2	-1.9	V
		UVLO3TH = 01b	-4.2	-4	-3.8	V
		UVLO3TH = 10b	-7.35	-7	-6.65	V
		UVLO3TH = 11b	-9.45	-9	-8.55	V
V_{HYS} (UVLO3)	UVLO threshold voltage hysteresis of V_{EE2}			1		V
t_{UVLO3}	VEE2 UVLO detection blanking time			20		μs
V_{IT+} (OVLO3)	OVLO threshold voltage of V_{EE2} rising with reference to GND2	OVLO3TH = 00b	-5.25	-5	-4.75	V
		OVLO3TH = 01b	-7.35	-7	-6.65	V
		OVLO3TH = 10b	-10.5	-10	-9.5	V
		OVLO3TH = 11b	-12.6	-12	-11.4	V
V_{IT-} (OVLO3)	OVLO threshold voltage of V_{EE2} falling with reference to GND2	OVLO3TH = 00b	-6.3	-6	-5.7	V
		OVLO3TH = 01b	-8.4	-8	-7.6	V
		OVLO3TH = 10b	-11.55	-11	-10.45	V
		OVLO3TH = 11b	-13.65	-13	-12.35	V
$V_{HYS(OVL O3)}$	OVLO threshold voltage hysteresis of V_{EE2}			1		V
t_{OVLO3}	VEE2 OVLO detection blanking time			20		μs
I_{QVCC1}	Quiescent Current of V_{CC1}	No switching, VCC1 = 5V			7.7	mA
I_{QVCC2}	Quiescent Current of V_{CC2}	No switching, VCC2 = 20V, VEE2 = -10V			15	mA
I_{QVEE2}	Quiescent Current of V_{EE2}	No switching, VCC2 = 20V, VEE2 = -10V			15	mA
$t_{RP(VCC1)}$	Slew rate of V_{CC1}				0.1	V/μs
$t_{RP(VCC2)}$	Slew rate of V_{CC2}				0.1	V/μs
$t_{RP(VEE2)}$	Slew rate of V_{EE2}				0.1	V/μs
LOGIC IO						
V_{IH}	Input-high threshold voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	Input rising, VCC1 = 3.3V		$0.7 \cdot V_{CC1}$		V
	Input-high threshold voltage of secondary IO in ASC mode (AI5, and AI6)	Input rising, VREF=4V		3.0		V
V_{IL}	Input-low threshold voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	VCC1 = 3.3V	$0.3 \cdot V_{CC1}$			V
	Input-low input-threshold voltage of secondary IO in ASC mode (AI5 and AI6)	Input falling	1.5			V

6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{HYS(IN)}	Input hysteresis voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	VCC1=3.3V	0.1*V _{CC1}			V
	Input hysteresis voltage of secondary IO in ASC mode (AI5, and AI6)		0.5			V
I _{LI}	Leakage current on the input IO pins ASC, ASC_EN, IN+, IN-, CLK, and SDI	V _{IO} = GND1, V _{IO} is the voltage on IO pins	5			μA
	Leakage current on nCS	V _{IO} = VCC1, V _{IO} is the voltage on IO pins	5			μA
R _{PUI}	Pullup resistance for nCS		40		100	kΩ
R _{PDI}	Pulldown resistance for ASC, ASC_EN, IN+, IN-, CLK, and SDI		40		100	kΩ
	Pulldown resistance for AI5 and AI6 in ASC mode		800		1200	kΩ
V _{OH}	Output logic-high voltage (SDO)	4.5mA output current, VCC1 = 5V	0.9*V _{CC1}			V
V _{OL}	Output logic-low voltage (nFLT1, nFLT2, and SDO)	4.5mA sink current, VCC1 = 5V	0.1*V _{CC1}			V
f _{DOUT}	Output frequency of DOUT pin	FREQ_DOUT = 00b	13.9			kHz
		FREQ_DOUT = 01b	27.8			kHz
		FREQ_DOUT = 10b	55.7			kHz
		FREQ_DOUT = 11b	111.4			kHz
D _{DOUT}	Duty of DOUT	V _{AI} * = 0.36 V	10			%
		V _{AI} * = 1.8 V	50			%
		V _{AI} * = 3.24 V	90			%
I _{LO}	Leakage current on pin nFLT*	nFLT* = HiZ, VCC1 on nFLT* pin	-5		5	μA
	Leakage current on pin SDO	nCS = 1	-5		5	μA
R _{PUO}	Pullup resistance for pin nFLT*		40		100	kΩ
DRIVER STAGE						
V _{OUTH}	High-level output voltage (OUT and OUTH)	I _{OUT} = -100 mA	VCC2 – 0.033			V
V _{OUTL}	Low-level output voltage (OUT and OUTL)	I _{OUT} = 100 mA	33			mV
I _{OUTH}	Gate driver high output current	IN+= high, IN- = low, VCC2 - VOUTH = 5 V	15			A
I _{OUTL}	Gate driver low output current	IN- = low, IN + = high, VOUTL - VEE2 = 5 V	15			A
I _{STO}	Driver low output current during SC and OC faults	VOUTL - VEE2 = 6 V and STO_CURR = 00b, 100°C to 150°C	0.24	0.3	0.36	A
		VOUTL - VEE2 = 6 V and STO_CURR = 01b, 100°C to 150°C	0.48	0.6	0.72	A
		VOUTL - VEE2 = 6 V and STO_CURR = 10b, 100°C to 150°C	0.72	0.9	1.08	A
		VOUTL - VEE2 = 6 V and STO_CURR = 11b, 100°C to 150°C	0.96	1.2	1.44	A
ACTIVE MILLER CLAMP						
V _{CLP}	Low-level clamp voltage (internal Miller clamp)	I _{CLP} = 100 mA	100			mV
	Miller clamp current	MCLPTH=11b, V _{CLAMP} = V _{EE2} +4 V	3.2			A

6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CLPTH}	Clamp threshold voltage with reference to VEE2	MCLPTH = 00b	1.2	1.5	1.8	V
		MCLPTH = 01b	1.6	2	2.5	V
		MCLPTH = 10b	2.25	3	3.75	V
		MCLPTH = 11b	3	4	5	V
V_{ECLP}	CLAMP output voltage in external Miller clamp mode		4.5	5	5.5	V
R_{ECLP_PD}	CLAMP pull-down resistance in external Miller clamp mode			13		Ω
R_{ECLP_PU}	CLAMP pull-up resistance in external Miller clamp mode			13		Ω
SHORT CIRCUIT CLAMPING						
V_{CLP_OUT}	Clamping voltage ($V_{OUTH} - V_{CC2}$, $V_{CLAMP} - V_{CC2}$)	IN+ = high, IN- = low, $t_{CLP} = 10\mu s$, I_{OUTH} or $I_{CLAMP} = 500\text{ mA}$		0.8	1.6	V
ACTIVE PULLDOWN						
V_{OUTSD}	Active shut-down voltage on OUTL	$I_{OUTL} = 30\text{ mA}$, $V_{CC2} = \text{open}$			1.55	V
V_{OUTSD}	Active shut-down voltage on OUTL	$I_{OUTL} = 0.1 \times I_{OUTL}$, $V_{CC2} = \text{open}$			2.5	V
DESAT SHORT-CIRCUIT PROTECTION						
$V_{DESATth}$	DESAT detection threshold voltage with respect to GND2	DESATTH = 0000b	2.25	2.5	2.75	V
		DESATTH = 0001b	2.7	3	3.3	V
		DESATTH = 0010b	3.15	3.5	3.85	V
		DESATTH = 0011b	3.6	4	4.4	V
		DESATTH = 0100b	4.05	4.5	4.95	V
		DESATTH = 0101b	4.5	5	5.5	V
		DESATTH = 0110b	4.95	5.5	6.05	V
		DESATTH = 0111b	5.4	6	6.6	V
		DESATTH = 1000b	5.85	6.5	7.15	V
		DESATTH = 1001b	6.3	7	7.7	V
		DESATTH = 1010b	6.75	7.5	8.25	V
		DESATTH = 1011b	7.2	8	8.8	V
		DESATTH = 1100b	7.65	8.5	9.35	V
		DESATTH = 1101b	8.1	9	9.9	V
		DESATTH = 1110b	8.55	9.5	10.45	V
		DESATTH = 1111b	9	10	11	V
V_{DESATL}	DESAT voltage with respect to GND2 when OUTL is driven low				1	V
I_{CHG}	Blanking capacitor charging current	$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$, $\text{DESAT_CHG_CURR} = 00b$	0.555	0.6	0.645	mA
		$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$, $\text{DESAT_CHG_CURR} = 01b$	0.6475	0.7	0.7525	mA
		$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$, $\text{DESAT_CHG_CURR} = 10b$	0.74	0.8	0.86	mA
		$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$, $\text{DESAT_CHG_CURR} = 11b$	0.925	1	1.075	mA
I_{DCHG}	Blanking capacitor discharging current	$V(\text{DESAT}) - \text{GND2} = 6\text{ V}$	14			mA
t_{LEB}	DESAT leading edge blanking time		127	158	250	ns
t_{DESFLT}	DESAT pin glitch filter	DESAT_DEGLITCH=0	90	158	190	ns
t_{DESFLT}	DESAT pin glitch filter	DESAT_DEGLITCH=1	270	316	401	ns

6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{DESAT}}(90\%)$	DESAT protection reaction time from event to action (includes deglitch time)	$V_{\text{DESAT}} > V_{\text{DESATth}}$ to V_{OUTL} 90% of V_{CC2} , $C_{\text{LOAD}} = 1 \text{ nF}$, $\text{DESAT_DEGLITCH} = 0$			$160 + t_{\text{DESFLT}}$	ns
OVERCURRENT PROTECTION						
V_{OCTH}	Over current detection threshold voltage	OCTH = 0000b	170	200	225	mV
		OCTH = 0001b	220	250	275	mV
		OCTH = 0010b	270	300	330	mV
		OCTH = 0011b	315	350	375	mV
		OCTH = 0100b	360	400	440	mV
		OCTH = 0101b	410	450	475	mV
		OCTH = 0110b	460	500	525	mV
		OCTH = 0111b	520	550	575	mV
		OCTH = 1000b	570	600	630	mV
		OCTH = 1001b	610	650	690	mV
		OCTH = 1010b	660	700	740	mV
		OCTH = 1011b	710	750	790	mV
		OCTH = 1100b	760	800	840	mV
		OCTH = 1101b	807	850	893	mV
		OCTH = 1110b	855	900	945	mV
		OCTH = 1111b	902	950	998	mV
V_{SCTH}	Short circuit protection threshold	SCTH = 00b	460	500	530	mV
		SCTH = 01b	700	750	785	mV
		SCTH = 10b	945	1000	1050	mV
		SCTH = 11b	1185	1250	1312	mV
t_{SCBLK}	Short circuit protection blanking time with reference to system clock	SC_BLK = 00b		100		ns
		SC_BLK = 01b		200		ns
		SC_BLK = 10b		400		ns
		SC_BLK = 11b		800		ns
t_{OCBLK}	Over current protection blanking time with reference to system clock	OC_BLK = 000b		500		ns
		OC_BLK = 001b		1000		ns
		OC_BLK = 010b		1500		ns
		OC_BLK = 011b		2000		ns
		OC_BLK = 100b		2500		ns
		OC_BLK = 101b		3000		ns
		OC_BLK = 110b		5000		ns
		OC_BLK = 111b		10000		ns
t_{SCFLT}	Short circuit protection deglitch filter		50	150	200	ns
t_{OCFLT}	Over current protection deglitch filter		50	150	200	ns
$t_{\text{SC}}(90\%)$	Short circuit protection reaction time from event to action (includes deglitch time)	$V_{\text{AIX}} > V_{\text{SCTH}}$ to V_{OUTL} at 90% of V_{CC2} , $C_{\text{LOAD}} = 1 \text{ nF}$, t_{SCBLK} expired			$175 + t_{\text{SCFLT}}$	ns
$t_{\text{OC}}(90\%)$	Over current protection reaction time from event to action (includes deglitch time)	$V_{\text{AIX}} > V_{\text{OCTH}}$ to V_{OUTL} at 90% of V_{CC2} , $C_{\text{LOAD}} = 1 \text{ nF}$, t_{OCBLK} expired			$175 + t_{\text{OCFLT}}$	ns
TWO-LEVEL TURN-OFF PLATEAU VOLTAGE LEVEL						

6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{2 LOFF}	Plateau voltage (with respect to GND2) during two-level turnoff	2LOFF_VOLT = 000b	5	6	7	V
		2LOFF_VOLT = 001b	6	7	8	V
		2LOFF_VOLT = 010b	7	8	9	V
		2LOFF_VOLT = 011b	8	9	10	V
		2LOFF_VOLT = 100b	9	10	11	V
		2LOFF_VOLT = 101b	10	11	12	V
		2LOFF_VOLT = 110b	11	12	13	V
		2LOFF_VOLT = 111b	12	13	14	V
t _{2 LOFF}	Plateau voltage during two-level turnoff hold time	2LOFF_TIME = 000b	150			ns
		2LOFF_TIME = 001b	300			ns
		2LOFF_TIME = 010b	450			ns
		2LOFF_TIME = 011b	600			ns
		2LOFF_TIME = 100b	1000			ns
		2LOFF_TIME = 101b	1500			ns
		2LOFF_TIME = 110b	2000			ns
		2LOFF_TIME = 111b	2500			ns
I _{2 LOFF}	Discharge current for transition to plateau voltage level	2LOFF_CURR = 00b, 100°C to 150°C	0.24	0.3	0.36	A
		2LOFF_CURR = 01b, 100°C to 150°C	0.48	0.6	0.72	A
		2LOFF_CURR = 10b, 100°C to 150°C	0.72	0.9	1.08	A
		2LOFF_CURR = 11b, 100°C to 150°C	0.96	1.2	1.44	A
HIGH VOLTAGE CLAMPING						
V _{CECLPTH}	VCE clamping threshold with respect to VEE2		1.5	2.2	2.9	V
V _{CECLPHY S}	VCE clamping threshold hysteresis		200			mV
t _{VCECLP}	VCE clamping intervention-time		30			ns
t _{VCECLP_H LD}	VCE clamping hold on time	VCE_CLMP_HLD_TIME = 00b	100			ns
		VCE_CLMP_HLD_TIME = 01b	200			ns
		VCE_CLMP_HLD_TIME = 10b	300			ns
		VCE_CLMP_HLD_TIME = 11b	400			ns
OVERTEMPERATURE PROTECTION						
T _{SD_SET}	Overtemperature protection set for driver		155			°C
T _{SD_CLR}	Overtemperature protection clear for driver		135			°C
T _{WN_SET}	Overtemperature warning set for driver		130			°C
T _{WN_CLR}	Overtemperature warning clear for driver		110			°C
T _{HYS}	Hysteresis for thermal comparators		20			°C
I _{TO}	Bias current for temp sensing diode for pins AI1, AI3, and AI5	TEMP_CURR = 00b, Tj = 100C to 150C	0.097	0.1	0.103	mA
		TEMP_CURR = 01b, Tj = 100C to 150C	0.291	0.3	0.309	mA
		TEMP_CURR = 10b, Tj = 100C to 150C	0.582	0.6	0.618	mA
		TEMP_CURR = 11b, Tj = 100C to 150C	0.97	1	1.03	mA

6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{PS_TSDth}	The threshold of power switch over temperature protection.	TSDTH_PS = 000b	0.95	1	1.05	V
		TSDTH_PS = 001b	1.1875	1.25	1.3125	V
		TSDTH_PS = 010b	1.425	1.5	1.575	V
		TSDTH_PS = 011b	1.6625	1.75	1.8375	V
		TSDTH_PS = 100b	1.9	2	2.1	V
		TSDTH_PS = 101b	2.1375	2.25	2.3625	V
		TSDTH_PS = 110b	2.375	2.5	2.625	V
		TSDTH_PS = 111b	2.6125	2.75	2.8875	V
t _{PS_TSDFLT}	Power switch thermal shutdown deglitch time	PS_TSD_DEGLITCH = 00b	250			ns
		PS_TSD_DEGLITCH = 01b	500			ns
		PS_TSD_DEGLITCH = 10b	750			ns
		PS_TSD_DEGLITCH = 11b	1000			ns
GATE VOLTAGE MONITOR						
V _{GMH}	Gate monitor threshold value with reference to VCC2	IN+= high and IN- = low	− 4	− 3	− 2	V
V _{GML}	Gate monitor threshold value with reference to VEE2	IN + = low and IN- = high	2	3	4	V
t _{GMBLK}	Gate voltage monitor blanking time after driver receives PWM transition	GM_BLK = 00b	500			ns
		GM_BLK = 01b	1000			ns
		GM_BLK = 10b	2500			ns
		GM_BLK = 11b	4000			ns
t _{GMFLT}	Gate voltage monitor deglitch time		250			ns
I _{VGTHM}	Charge current for VGTH measurement	VCC2 - VOUTH = 10V	2			mA
t _{dVGTHM}	Delay time between VGTH measurement control command to gate voltage sampling point.		2300			μs
ADC						
FSR	Full scale input voltage range for A1 to A6		0	3.6	3.636	V
V _{REF}	Required voltage for external VREF	Accuracy of external reference directly affects the accuracy of the ADC	4			V
	Internal VREF output voltage		4			V
INL	Integral non-linearity	External reference, VREF = 4V	-1.2		1.2	LSB
		Internal reference	-4		9	LSB
DNL	Differential non-linearity	External reference, VREF = 4V	-0.75		0.75	LSB
		Internal reference	-0.75		0.75	LSB
t _{ADREFEXT}	External ADC reference turn on delay time from VCC2 > V _{IT-(UVLO2)}	V _{IT-(UVLO2)} to 10% of VREF	10			μs
I _{TO2}	Pull up current on AI2,4,6 pins	V _{AI2,4,6} = VREF/2, ITO2_EN=H	10		15	μA
t _{hybrid}	IN+ hold time to cause switchover between center mode and edge mode	ADC in hybrid mode configuration	0.4			ms
t _{CONV}	Time to complete ADC conversion		5.1			μs
t _{RR}	Time between ADC conversions in Edge mode	ADC in edge mode or hybrid mode (after t _{HYBRID}) configuration	7.5			μs

6.9 SPI Timing Requirements

		MIN	NOM	MAX	UNIT
f_{SPI}	SPI clock frequency ⁽¹⁾			4	MHz
t_{CLK}	SPI clock period ⁽¹⁾	250			ns
t_{CLKH}	CLK logic high duration ⁽¹⁾	90			ns
t_{CLKL}	CLK logic low duration ⁽¹⁾	90			ns
$t_{\text{SU_NCS}}$	time between falling edge of nCS and rising edge of CLK ⁽¹⁾	50			ns
$t_{\text{SU_SDI}}$	setup time of SDI before the falling edge of CLK ⁽¹⁾	30			ns
$t_{\text{HD_SDI}}$	SDI data hold time ⁽¹⁾	45			ns
$t_{\text{D_SDO}}$	time delay from rising edge of CLK to data valid at SDO ⁽¹⁾			60	ns
$t_{\text{HD_SDO}}$	SDO output hold time ⁽¹⁾	40			ns
$t_{\text{HD_NCS}}$	time between the falling edge of CLK and rising edge of nCS ⁽¹⁾	50			ns
$t_{\text{HI_NCS}}$	SPI transfer inactive time ⁽¹⁾	250			ns
t_{ACC}	nCS low to SDO out of high impedance ⁽¹⁾		60	80	ns
t_{DIS}	time between rising edge of nCS and SDO in tri-state ⁽¹⁾		30	50	ns

(1) Ensured by bench characterization.

6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	OUTH rise time	$C_{\text{LOAD}} = 10 \text{ nF}$			150	ns
t_f	OUTL fall time	$C_{\text{LOAD}} = 10 \text{ nF}$			150	ns
$t_{\text{PLH}}, t_{\text{PHL}}$	Propagation delay from INP to OUTx	$C_{\text{LOAD}} = 0.1 \text{ nF}$, $t_{\text{GLITCH_IO}} = 00\text{b}$			150	ns
$t_{\text{sk(p)}}$	Pulse skew $ t_{\text{PHL}} - t_{\text{PLH}} $	$C_{\text{LOAD}} = 0.1 \text{ nF}$		20	50	ns
$t_{\text{sk-pp}}$	Part-to-part skew - same edge	$C_{\text{LOAD}} = 0.1 \text{ nF}$		20	50	ns
f_{max}	Maximum switching frequency	$C_{\text{LOAD}} = 0.1 \text{ nF}$, ADC disabled			50	kHz
t_{dFLT1}	Delay from fault detection to nFLT1 pin goes LOW.	$C_{\text{LOAD}} = 100\text{pF}$, $R_{\text{EPU}} = 10\text{k}\Omega$			5	μs
t_{dFLT2}	Delay from fault detection to nFLT2 pin goes LOW.	$C_{\text{LOAD}} = 100\text{pF}$, $R_{\text{EPU}} = 10\text{k}\Omega$			25	μs
$t_{\text{ASC_EN}}$	Required hold time for ASC after ASC_EN transition			1		μs
$t_{\text{ASC_DLY}}$	Delay from the ASC edge to OUTx transition (primary side)	ASC rising	2			μs
		ASC falling		0.1		μs
$t_{\text{ASC_DLY}}$	Delay from the AI6 (ASC) edge to OUTx transition (secondary side)	AI6 rising		1.8		μs
		AI6 falling		0.3		μs
t_{MUTE}	PWM input mute time in case of DESAT, SC, and PS_TSD fault	PWM_MUTE_EN = 1	10			ms
$t_{\text{GLITCH_IO}}$	Deglitch time for the primary side IO pins (exclude nCS, CLK, SDI, and SDO pins)	IO_DEGLITCH = 00b		0		ns
		IO_DEGLITCH = 01b		70		ns
		IO_DEGLITCH = 10b		140		ns
		IO_DEGLITCH = 11b		210		ns
t_{DEAD}	Dead time for shoot through protection	TDEAD = 000000b		0		ns
		TDEAD = 000001b	93	105	154	ns
		TDEAD = 000010b	159	175	228	ns
		TDEAD = 000011b	225	245	302	ns
		TDEAD = 000100b	291	315	376	ns
		TDEAD = 111111b	4178.3	4445	4748.8	ns

6.10 Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{STARTUP}	System start-up time (from power ready to nFLT _x pins go high)				5	ms
t_{VREGxOV}	VREG1 and VREG2 overvoltage detection deglitch time			30		μs

6.11 Typical Characteristics




图 6-1. I_{OUTH} vs. Temperature




图 6-2. I_{OLTL} vs. Temperature




图 6-3. Internal Miller Clamp Current vs. Temperature




图 6-4. VCC1 Quiescent Current vs. Temperature




图 6-5. VCC2 Quiescent Current vs. Temperature




图 6-6. Propagation Delay vs. Temperature

6.11 Typical Characteristics (continued)




图 6-7. Rise/Fall Time vs. Temperature




图 6-8. UVLO Threshold Error vs. Temperature




图 6-9. UVLO2 Error vs. Temperature




图 6-10. VEE2 UVLO Error vs. Temperature




图 6-11. VCC1 OVLO Error vs. Temperature




图 6-12. VCC2 OVLO Error vs. Temperature

6.11 Typical Characteristics (continued)




FIG 6-13. VEE2 OVLO Error vs. Temperature




FIG 6-14. DESAT Threshold Error vs. Temperature




FIG 6-15. OC Threshold Error vs. Temperature




FIG 6-16. SC Threshold Error vs. Temperature




FIG 6-17. Overcurrent Protection Response Time vs. Temperature




FIG 6-18. VCECLP Intervention Time vs. Temperature

6.11 Typical Characteristics (continued)




FIG 6-19. nFLT1 Response Time vs Temperature

7 Layout

7.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the device.

7.1.1 Component Placement

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCC1 and GND1 pins and between the VCC2, VEE2 and GND2 pins to support high peak currents when turning on the external power transistor.
- Place the VBST and VREF caps as close to the device as possible.

7.1.2 Grounding Considerations

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This decreases the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the diode by the VCC2 bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

7.1.3 High-Voltage Considerations

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC51870's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the high-side and low-side drivers could operate with a DC-link voltage up to 1000 VDC, one should try to increase the creepage distance of the PCB layout between the high and low-side PCB traces.

7.1.4 Thermal Considerations

- The power dissipated by the device is directly proportional to the drive voltage, heavy capacitive loading, and/or high switching frequency. Proper PCB layout helps dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ_{JB}).
- Increasing the PCB copper connecting to VCC2 and VEE2 is recommended, with priority on maximizing the connection to VEE2. However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VCC2 and VEE2 to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.

7.2 Layout Example




图 7-1. Layout Example

8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- [Digital Isolator Design Guide](#)
- [Isolation Glossary](#)
- [Documentation available to aid ISO 26262 system design up to ASIL D](#)

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC5871QDWJRQ1	Active	Production	SSOP (DWJ) 36	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC5871Q
UCC5871QDWJRQ1.A	Active	Production	SSOP (DWJ) 36	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC5871Q
UCC5871QDWJRQ1.B	Active	Production	SSOP (DWJ) 36	750 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

DWJ0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



4224151/B 04/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

EXAMPLE STENCIL DESIGN

DWJ0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

4224151/B 04/2018

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月