





ADC3641, ADC3642, ADC3643

JAJSK68A - OCTOBER 2020 - REVISED MAY 2022

ADC364x 14 ビット、10~65MSPS、低ノイズ、低消費電力デュアルチャネル **ADC**

1 特長

- デュアル・チャネル
- 14 ビット 10/25/65MSPS ADC
- ノイズ・フロア:-155dBFS/Hz
- 最適な電力スケーリングで超低消費電力を実現: 29mW/ch (10MSPS)~72mW/ch (65MSPS)
- レイテンシ:1 クロック・サイクル
- 14 ビット、ミッシングコードなし
- INL:±0.6LSB, DNL:±0.2LSB
- リファレンス:外部または内部
- 産業用温度範囲:-40℃~+105℃
- オンチップ・デジタル・フィルタ (オプション)
 - デシメーション比:2、4、8、16、32
 - 32 ビット NCO
- DDR およびシリアル CMOS インターフェイス
- 小型サイズ: 40-VQFN (5mm × 5mm) パッケージ
- 1.8V 単電源
- スペクトル性能 (f_{IN} = 5MHz):
 - SNR:79.0dBFS
 - SFDR:93dBc HD2, HD3
 - SFDR: 101dBFS の最大スプリアス
- スペクトル性能 (f_{IN} = 64MHz):
 - SNR74.0dBFS
 - SFDR:84dBc HD2, HD3
 - SFDR:90dBFS の最大スプリアス

2 アプリケーション

- 高速データ・アクイジション
- 産業機器監視
- 熱画像処理
- 画像処理およびソナー
- ソフトウェア無線
- 電力品質
- 通信インフラ
- 高速制御ループ
- 計測機器
- スマート・グリッド
- 分光器
- レーダー
- ソース・メジャー・ユニット (SMU)
- GPS レシーバ
- ソナー
- サブステーション・オートメーション

3 概要

ADC364x ファミリのデバイスは低ノイズ、超低消費電力、 **14** ビット、**10MSPS**~**65MSPS**、デュアル・チャネル、高 速 A/D コンバータ (ADC) です。 低消費電力を実現するよ う設計されたこれらのデバイスは、ノイズ・スペクトル密度は -155dBFS/Hz で、優れた直線性とダイナミック・レンジを 備えています。ADC364x は IF サンプリングをサポートす ると共に、非常に良好な DC 精度を達成しているため、幅 広いアプリケーションに最適です。待ち時間 (レイテンシ) がわずか 1 クロック・サイクルと短いため、高速な制御ルー プを実現できます。本 ADC の消費電力はわずか 72mW (65MSPS 時) であり、サンプリング・レートを下げることで、 消費電力を良好に低減できます。

ADC364x は、DDR またはシリアル CMOS インターフェ イスを使用してデータを出力するため、デジタル信号の相 互接続数を柔軟に減らせると共に、最小限の消費電力の デジタル・インターフェイスを実現できます。これらのデバ イスは、各種速度グレードを含むピン互換ファミリです。こ れらのデバイスは、-40~+105°C の拡張産業用温度範 囲をサポートしています。


製品情報

	MACCO 110 104	
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
ADC364x	VQFN (40)	5.00 × 5.00mm

利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。

デバイスの比較

部品番号	分解能	サンプリング・レート
ADC3643	14 ビット	65MSPS
ADC3642	14 ビット	25MSPS
ADC3641	14 ビット	10MSPS



ADC364x のブロック図



Table of Contents

1 特長	7 Parameter Measurement Information26
2 アプリケーション	
3 概要	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	0 1 Daying Eugational Madaa
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	5 8.6 Register Maps57
6.3 Recommended Operating Conditions	
6.4 Thermal Information	0.4 T : 1.5 11 11
6.5 Electrical Characteristics - Power Consumption	0.0
6.6 Electrical Characteristics - DC Specifications	
6.7 Electrical Characteristics - AC Specifications	9.4 Layout79
ADC3641	9 10 Device and Documentation Support81
6.8 Electrical Characteristics - AC Specifications	10.1 Receiving Notification of Documentation Updates81
ADC36421	0 10.2 サポート・リソース81
6.9 Electrical Characteristics - AC Specifications	10.3 Trademarks81
ADC36431	1 10.4 Electrostatic Discharge Caution81
6.10 Timing Requirements1	10 = 01
6.11 Typical Characteristics - ADC3641	44 84 1 1 1 5 1 1 1 1 6 1 1 1
6.12 Typical Characteristics - ADC3642	
6.13 Typical Characteristics - ADC3643	
one typical characterious / 15000 to	·

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (October 2020) to Revision A (May 2022)	Page
• 「デバイスの比較」表のデバイス ADC3641 および ADC3642 から製品プレ	ビューの注を削除1
Updated equivalent R _{IN} /C _{IN} plot	29
Changed text From SPI register write (address 0x11) To: SPI register with Input section	vrite (address 0xE) in the <i>Single Ended</i>
 Added GND symbol to REFGND pin for all voltage reference option dia 	
Added condition to resynch during operation to the SYNC section	
Added the Output Bit Mapper section	
• Added 表 8-12 with default device configuration	55



5 Pin Configuration and Functions




図 5-1. RSB Package, 40-Pin WQFN, Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.	- I/O	DESCRIPTION	
INPUT/REFER	RENCE			
AINM	13	I	Negative analog input, channel A	
AINP	12	I	Positive analog input, channel A	
BINP	39	I	Positive analog input, channel B	
BINM	38	I	Negative analog input, channel B	
REFBUF	4	ı	1.2 V external voltage reference input for use with internal reference buffer. Internal 100 k Ω pull-up resistor to AVDD. This pin is also used to configure default operating conditions.	
REFGND	3	I	erence ground input, 0 V	
VCM	8	0	Common-mode voltage output for the analog inputs, 0.95 V	
VREF	2	I	External voltage reference input	
CLOCK	1			
CLKM	7	I	Negative differential sampling clock input for the ADC	
CLKP	6	I	Positive differential sampling clock input for the ADC	
CONFIGURAT	TION			
PDN/SYNC	1	ı	Power down/Synchronization input. This pin can be configured via the SPI interface. Active high. This pin has an internal 21 k Ω pull-down resistor.	
RESET	9	I	Hardware reset. Active high. This pin has an internal 21 kΩ pull-down resistor.	



表 5-1. Pin Functions (continued)

PIN I/O			DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
SCLK	35	I	Serial interface clock input. This pin has an internal 21 kΩ pull-down resistor.		
SDIO	10	I	Serial interface data input and output. This pin has an internal 21 kΩ pull-down resistor.		
SEN	16	1	Serial interface enable. Active low. This pin has an internal 21 kΩ pull-up resistor to AVDD.		
DIGITAL IN	ΓERFACE	ı			
DA0	17	0	CMOS digital data output.		
DA1	18	I/O	CMOS digital data output. Used as FCLK frame clock output for serialized CMOS output modes. Configured using SPI.		
DA2	19	0	CMOS digital data output.		
DA3	20	0	CMOS digital data output.		
DA4	22	0	CMOS digital data output.		
DA5	23	0	CMOS digital data output.		
DA6	24	0	CMOS digital data output.		
DB0	34	0	CMOS digital data output.		
DB1	33	I/O	CMOS digital data output. Used as DCLKIN bit clock input for serialized CMOS output modes. Configured using SPI.		
DB2	32	0	CMOS digital data output.		
DB3	31	0	CMOS digital data output.		
DB4	29	0	CMOS digital data output.		
DB5	28	0	CMOS digital data output.		
DB6	27	0	CMOS digital data output.		
DCLK	25	0	CMOS output for data bit clock.		
POWER SU	PPLY				
AVDD	5,15,36	I	Analog 1.8-V power supply		
GND	11,14,37,40, PowerPAD	I	Ground, 0 V		
IOGND	26	I	Ground, 0 V for digital interface		
IOVDD	21,30	I	1.8-V power supply for digital interface		
		i			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage rai	nge, AVDD, IOVDD	-0.3	2.1	V
Supply voltage rai	nge, GND, IOGND, REFGND	-0.3	0.3	V
	AINP/M, BINP/M, CLKP/M, VREF, REFBUF		MIN(2.1, AVDD+0.3)	V
Voltage applied to input pins	PDN, RESET, SCLK, SEN, SDIO	-0.3 2.1 REFGND -0.3 0.3	'	
to input pino	DB1 (DCLKIN)	-0.3	MIN(2.1, IOVDD+0.3)	V
Junction temperat	ure, T _J		105	°C
Storage temperate	ure, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2500	\/
V(ESD)	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Juppiy	AVDD ⁽¹⁾	1.75	1.8	1.85	V
voltage range	IOVDD ⁽¹⁾	1.75	1.8	1.85	V
T _A	Operating free-air temperature	-40		105	°C
T _J	Operating junction temperature			105 ⁽²⁾	°C

⁽¹⁾ Measured to GND.

6.4 Thermal Information

		ADC364x	
	THERMAL METRIC ⁽¹⁾	RSB (QFN)	UNIT
		40 Pins	
R _{OJA}	Junction-to-ambient thermal resistance	30.7	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	16.4	°C/W
R _{OJB}	Junction-to-board thermal resistance	10.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	10.5	°C/W
R _{OJC(bot)}	Junction-to-case (bottom) thermal resistance	2.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.



6.5 Electrical Characteristics - Power Consumption

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, external 1.6V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ADC3641	- 10 MSPS				
I _{AVDD}	Analog supply current	External reference	27		1
I _{IOVDD}	I/O supply current ⁽¹⁾	DDR CMOS	5		mA
P _{DIS}	Power dissipation ⁽¹⁾	External reference, DDR CMOS	58		mW
		Serial CMOS 2-wire	5		
I _{IOVDD}	I/O supply current ⁽¹⁾	Serial CMOS 1-wire	5		mA
טטעטוי	170 Supply Cultonic	4x complex decimation, Serial CMOS 2-wire	6		ША
ADC3642	- 25 MSPS			1	
I _{AVDD}	Analog supply current	External reference	31	42	m Λ
I _{IOVDD}	I/O supply current ⁽¹⁾	DDR CMOS	8	12	mA
P _{DIS}	Power dissipation ⁽¹⁾	External reference, DDR CMOS	70	97	mW
		Serial CMOS 2-wire	8		
I _{IOVDD}	I/O supply current ⁽¹⁾	4x complex decimation, Serial CMOS 2-wire	12		mA
ADC3643	- 65 MSPS			<u>'</u>	
I _{AVDD}	Analog supply current	External reference	64	78	mΛ
I _{IOVDD}	I/O supply current ⁽¹⁾	DDR CMOS	16	20	mA
P _{DIS}	Power dissipation ⁽¹⁾	External reference, DDR CMOS	144	176	mW
I _{IOVDD}		8x complex decimation, Serial CMOS 2-wire	19		
I _{IOVDD}	1/0	16x complex decimation, Serial CMOS 1-wire	17		
I _{IOVDD}	I/O supply current ⁽¹⁾	32x complex decimation, Serial CMOS 1-wire	15		mA
I _{IOVDD}		32x complex decimation, Serial CMOS 1/2-wire	16		
MISCELLA	ANEOUS			1	
	Internal reference, additional analog s	upply current	2		
I _{AVDD}	External 1.2V reference (REFBUF), additional analog supply current		0.3		mA
AVDD	Single ended clock input, reduces analog supply current by	Enabled via SPI	0.7		1117 (
D	Power consumption in global power	Default power down mask, internal reference	5		mW
P _{DIS}	down mode	Default power down mask, external reference	9		IIIVV

⁽¹⁾ Measured with full-scale sine wave input signal at specified sample rate, with ~ 5 pF loading on each CMOS output pin.



6.6 Electrical Characteristics - DC Specifications

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, external 1.6V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
No missing codes PSRR			14			bits
		F _{IN} = 1 MHz		38		dB
ADC3641 - 1	10 MSPS: DC ACCURACY					
DNL	Differential nonlinearity	F _{IN} = 1.1 MHz		± 0.1	± 0.65	LSB
INL	Integral nonlinearity	F _{IN} = 1.1 MHz		± 0.6	± 2.5	LSB
V _{OS_ERR}	Offset error			8	50	LSB
V _{OS_DRIFT}	Offset drift over temperature			0.01		LSB/ºC
GAIN _{ERR}	Gain error	External 1.6 V reference			1	%FSR
GAIN _{DRIFT}	Gain drift over temperature	External 1.6 V reference		25		ppm/°C
GAIN _{ERR}	Gain error	Internal reference		-2.3		%FSR
GAIN _{DRIFT}	Gain drift over temperature	Internal reference		151		ppm/°C
Transition No	pise			0.45		LSB _{RMS}
ADC3642 - 2	25 MSPS: DC ACCURACY	·				
DNL	Differential nonlinearity	F _{IN} = 1.1 MHz		± 0.1	± 0.65	LSB
INL	Integral nonlinearity	F _{IN} = 1.1 MHz		± 0.6	± 2.5	LSB
V _{OS_ERR}	Offset error			8	50	LSB
V _{OS_DRIFT}	Offset drift over temperature			-0.01		LSB/°C
GAIN _{ERR}	Gain error	External 1.6 V reference			1	%FSR
GAIN _{DRIFT}	Gain drift over temperature	External 1.6 V reference		31		ppm/°C
GAIN _{ERR}	Gain error	Internal reference		-2.8		%FSR
GAIN _{DRIFT}	Gain drift over temperature	Internal reference		151		ppm/°C
Transition No	pise			0.45		LSB _{RMS}
ADC3643 - 6	55 MSPS: DC ACCURACY					
DNL	Differential nonlinearity	F _{IN} = 5 MHz	-0.35	± 0.2	0.35	LSB
INL	Integral nonlinearity	F _{IN} = 5 MHz	-1.25	± 0.6	1.25	LSB
V _{OS_ERR}	Offset error		35	0	35	LSB
V _{OS_DRIFT}	Offset drift over temperature			-1		LSB/°C
GAIN _{ERR}	Gain error	External 1.6 V reference		0.6		%FSR
GAIN _{DRIFT}	Gain drift over temperature	External 1.6 V reference		-5		ppm/°C
GAIN _{ERR}	Gain error	Internal reference		8.0		%FSR
GAIN _{DRIFT}	Gain drift over temperature	Internal reference		131		ppm/°C
Transition No	pise			0.45		LSB _{RMS}
ADC ANALO	OG INPUT (AINP/M, BINP/M)		<u> </u>			
FS	Input full scale	Default, differential		2.25		Vpp
V _{CM}	Input common mode voltage		0.9	0.95	1.0	V
R _{IN}	Differential input resistance	F _{IN} = 100 kHz		8		kΩ
C _{IN}	Differential input capacitance	F _{IN} = 100 kHz		7		pF
V _{OCM}	Output common mode voltage			0.95		V
BW	Analog input bandwidth (-3dB)			900		MHz



6.6 Electrical Characteristics - DC Specifications (continued)

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, external 1.6V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Internal V	oltage Reference	'				
V _{REF}	Internal reference voltage			1.6		V
V _{REF} Outp	out Impedance			8		Ω
Reference	e Input Buffer (REFBUF)	1				
External re	eference voltage			1.2		V
External	voltage reference (VREF)	·	<u> </u>			
V _{REF}	External voltage reference			1.6		V
Input Curr	ent			0.3		mA
Input impe	edance			5.3		kΩ
Clock Inp	ut (CLKP/M)	1	-	-		
Input clock	k frequency		0.5		65	MHz
V _{ID}	Differential input voltage	'		1	3.6	Vpp
V_{CM}	Input common mode voltage			0.9		V
R _{IN}	Single ended input resistance to	common mode		5		kΩ
C _{IN}	Single ended input capacitance			1.5		pF
Clock duty	v cycle		40	50	60	%
Digital In	outs (RESET, PDN, SCLK, SEN, SDI	O)	<u>'</u>			
V _{IH}	High level input voltage		1.4			V
V _{IL}	Low level input voltage				0.4	V
I _{IH}	High level input current			90	150	uA
I _{IL}	Low level input current		-150	90		uA
Cı	Input capacitance			1.5		pF
Digital Ou	itput (SDOUT)		•			
V _{OH}	High level output voltage	I _{LOAD} = -400 uA	IOVDD - 0.1	IOVDD		V
V _{OL}	Low level output voltage	I _{LOAD} = 400 uA			0.1	
CMOS Int	erface (DA0:DA6, DB0:DB6)		·		1	
Output da	ta rate	per CMOS output pin			250	MHz
V _{OH}	High level output voltage	I _{LOAD} = -400 uA	IOVDD - 0.1	IOVDD		V
V _{OL}	Low level output voltage	I _{LOAD} = 400 uA			0.1	
V _{IH}	High level input voltage	Input clock (Serial CMOS)	IOVDD - 0.1	IOVDD		V
V _{IL}	Low level input voltage	,			0.1	

6.7 Electrical Characteristics - AC Specifications ADC3641

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 10 MSPS, external reference, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, external 1.6V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC3641: 10	0 MSPS					
NSD	Noise Spectral Density	f _{IN} = 1.1 MHz, A _{IN} = -20 dBFS		-146.0		dBFS/Hz
		f _{IN} = 1.1 MHz		79.0		
SNR	Signal to noise ratio	f _{IN} = 4.9 MHz	77.5	79.0		dBFS
		f _{IN} = 9.9 MHz		78.0		
		f _{IN} = 1.1 MHz		78.8		
SINAD	Signal to noise and distortion ratio	f _{IN} = 4.9 MHz	77.0	78.8		dBFS
		f _{IN} = 9.9 MHz		78.6		
		f _{IN} = 1.1 MHz		12.8		
ENOB	Effective number of bits	f _{IN} = 4.9 MHz	12.3	12.8		bit
		f _{IN} = 9.9 MHz		12.6		
		f _{IN} = 1.1 MHz		88		
THD	Total Harmonic Distortion (First five harmonics)	f _{IN} = 4.9 MHz	85	87		dBc
	marmonics)	f _{IN} = 9.9 MHz		84		
		f _{IN} = 1.1 MHz		90		
SFDR	Spur free dynamic range including second and third harmonic distortion	f _{IN} = 4.9 MHz	87	90		dBc
		f _{IN} = 9.9 MHz		86		
		f _{IN} = 1.1 MHz		94		
Non HD2,3	Spur free dynamic range (excluding HD2 and HD3)	f _{IN} = 4.9 MHz	87	94		dBFS
	,	f _{IN} = 9.9 MHz		94		
IMD3	Two tone inter-modulation distortion	$f_1 = 3 \text{ MHz}, f_2 = 4 \text{ MHz}, A_{IN} = -7 \text{ dBFS/}$ tone		93		dBc



6.8 Electrical Characteristics - AC Specifications ADC3642

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 25 MSPS, external reference, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, external 1.6V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC3642: 2	5 MSPS					
NSD	Noise Spectral Density	f _{IN} = 1.1 MHz, A _{IN} = -20 dBFS		-151.0		dBFS/Hz
		f _{IN} = 1.1 MHz		79.0		
		f _{IN} = 5 MHz	77.5	79.0		
SNR	Signal to noise ratio f_{IN} = 10 MHz	f _{IN} = 10 MHz		78.4		dBFS
		f _{IN} = 20 MHz		77.0		
		f _{IN} = 40 MHz		76.0		
		f _{IN} = 1.1 MHz		78.8		
		f _{IN} = 5 MHz	77.0	78.8		
SINAD	Signal to noise and distortion ratio	f _{IN} = 10 MHz		78.2		dBFS
		f _{IN} = 20 MHz		76.8		
		f _{IN} = 40 MHz		75.6		
		f _{IN} = 1.1 MHz		12.8		
	Effective number of bits	f _{IN} = 5 MHz	12.3	12.8		
ENOB		f _{IN} = 10 MHz		12.7		bit
		f _{IN} = 20 MHz		12.5		
		f _{IN} = 40 MHz		12.3		
	Total Harmonic Distortion (First five harmonics)	f _{IN} = 1.1 MHz		93		
		f _{IN} = 5 MHz	85	94		
THD		f _{IN} = 10 MHz		94		dBc
	marmornes)	f _{IN} = 20 MHz		88		
		f _{IN} = 40 MHz		85		
		f _{IN} = 1.1 MHz		95		
		f _{IN} = 5 MHz	87	98		
SFDR	Spur free dynamic range including second and third harmonic distortion	f _{IN} = 10 MHz		96		dBc
	Scotta and third narmonic distortion	f _{IN} = 20 MHz		89		
		f _{IN} = 40 MHz		86		
		f _{IN} = 1.1 MHz		101		
	Spur free dynamic range (excluding HD2 and HD3)	f _{IN} = 5 MHz	87	102		
Non HD2,3		f _{IN} = 10 MHz		102		dBFS
		f _{IN} = 20 MHz		101		
		f _{IN} = 40 MHz		99		
IMD3		$f_1 = 3 \text{ MHz}, f_2 = 4 \text{ MHz}, A_{IN} = -7 \text{ dBFS/}$ tone		90		dDa
IIVIUS	Two tone inter-modulation distortion	f ₁ = 10 MHz, f ₂ = 12 MHz, A _{IN} = -7 dBFS/tone		91		dBc



6.9 Electrical Characteristics - AC Specifications ADC3643

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 65 MSPS, external reference, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, external 1.6V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC3643: 65	5 MSPS					
NSD	Noise Spectral Density	f _{IN} = 1.1 MHz, A _{IN} = -20 dBFS		-155.0		dBFS/Hz
		f _{IN} = 1.1 MHz		79.0		
		f _{IN} = 5 MHz	77.0	79.0		
CND		f _{IN} = 10 MHz		79.0		4DEC
SNR	Signal to noise ratio	f _{IN} = 20 MHz		78.8		dBFS
		f _{IN} = 40 MHz		77.0		
		f _{IN} = 64 MHz		74.0		
		f _{IN} = 1.1 MHz		79.0		
		f _{IN} = 5 MHz	76.2	79.0		
OINIAD	Oisson of the section and distantian matic	f _{IN} = 10 MHz		78.9		JDE0
SINAD	Signal to noise and distortion ratio	f _{IN} = 20 MHz		78.0		dBFS
		f _{IN} = 40 MHz		76.0		
		f _{IN} = 64 MHz		73.4		
		f _{IN} = 1.1 MHz		12.8		
	Effective number of bits	f _{IN} = 5 MHz	12.4	12.8		
ENOD		f _{IN} = 10 MHz		12.8		1.14
ENOB		f _{IN} = 20 MHz		12.8		bit
		f _{IN} = 40 MHz		12.5		
		f _{IN} = 64 MHz		12.0		
		f _{IN} = 1.1 MHz		88		
		f _{IN} = 5 MHz	84	91		
TUD	Total Harmonic Distortion (First five	f _{IN} = 10 MHz		91		15
THD	harmonics)	f _{IN} = 20 MHz		85		dBc
		f _{IN} = 40 MHz		82		
		f _{IN} = 64 MHz		81		
		f _{IN} = 1.1 MHz		90		
		f _{IN} = 5 MHz	88	93		
CEDD	Spur free dynamic range including	f _{IN} = 10 MHz		95		
SFDR	second and third harmonic distortion	f _{IN} = 20 MHz		88		dBc
		f _{IN} = 40 MHz		83		
		f _{IN} = 64 MHz		84		
		f _{IN} = 1.1 MHz		100		
	Spur free dynamic range (excluding	f _{IN} = 5 MHz	93	101		
u		f _{IN} = 10 MHz		98		1550
Non HD2,3	HD2 and HD3)	f _{IN} = 20 MHz		95		dBFS
		f _{IN} = 40 MHz		94		
		f _{IN} = 64 MHz		90		
IMD3	Two tone inter-modulation distortion	f ₁ = 10 MHz, f ₂ = 12 MHz, A _{IN} = -7 dBFS/tone		92		dBc



6.10 Timing Requirements

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted

	herwise noted PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
ADC Timi	ing Specifications	TEST SONDITIONS	191114	140111	WAX	Olili
	Aperture delay			0.85		ns
t _{AD}	Aperture jitter	Square wave clock with fast edges		180		fs
t _A	Jitter on DCLKIN			100	. 50	
t _J	Jitter on DCLKIN	Serial CMOS output mode			± 50	ps (pk-pk)
Recory tim	ne from +6 dB overload condition	SNR within 1 dB of expected value		1		Clock cycle
		F _S = 10 Msps		-T _S /2		Sampling
t _{ACQ}	Signal acquisition period, referenced to sampling clock falling edge	F _S = 25 Msps		-T _S /2		Clock
		F _S = 65 Msps		-T _S /4		Period
		F _S = 10 Msps		+T _S × 1/5		
t _{CONV}	Signal conversion period, referenced to sampling clock falling edge	F _S = 25 Msps		+T _S × 3/8		Sampling Clock Period
		F _S = 65 Msps		+T _S × 5/8		1 01104
		Bandgap reference enabled, single ended clock		14.6		us
	Time to valid data after coming out of power down. Internal reference.	Bandgap reference enabled, differential clock		14		
		Bandgap reference disabled, single ended clock		1.6		ms
Wake up time Bandgap reference disabled, differen Bandgap reference enabled, single e clock	Bandgap reference disabled, differential clock		1.6			
	Time to valid data after coming out of power down. External 1.6V reference.	Bandgap reference enabled, single ended clock		14.6		us
		Bandgap reference enabled, differential clock		14		
		Bandgap reference disabled, single ended clock		1.13		ms
		Bandgap reference disabled, differential clock		1.13		1110
t _{s,sync}	Setup time for SYNC input signal	<u>.</u>	500			
t _{H.SYNC}	Hold time for SYNC input signal	Referenced to sampling clock rising edge	600			ps
.,,,,,,,,	, ,	DDR CMOS		1		
ADC		Serialized CMOS: 2-wire		2		Clock
Latency	Signal input to data output	Serialized CMOS: 1-wire		1		cycles
		Serialized CMOS: 1/2-wire		1		
	Real decimation by 2			21		.
Add.	Complex decimation by 2		22			Output clock
Latency	Real or complex decimation by 4, 8, 16, 32			23		cycles
INTERFA	CE TIMING - PARALLEL DDR CMOS					
t _{PD}	Propagation delay: sampling clock falling edge	e to DCLK rising edge	3	5	7	ns
		Fout = 10 MSPS	-0.70	-0.32		
t _{CD}	DCLK rising edge to output data delay	Fout = 25 MSPS	-0.66	-0.30		ns
OD	DOER Holling dage to output data delay	Fout = 65 MSPS	-0.73	-0.31		
		FOUT = 10 MSPS	49.35	49 9.5		
t _{DV}	Data valid, DDR CMOS	Fout = 10 MSPS Fout = 25 MSPS	49.35 19.66	49.93 19.77		ns

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.10 Timing Requirements (continued)


Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD, IOVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
INTERFAC	CE TIMING - SERIAL CMOS					
	Propagation delay: sampling clock falling	Delay between sampling clock falling edge to DCLKIN falling edge < 2.5ns. T _{DCLK} = DCLK period t _{CDCLK} = Sampling clock falling edge to DCLKIN falling edge	+	3 + T _{DCLK} + t _{CDCLK}	+	
t _{PD}	edge to DCLK rising edge	Delay between sampling clock falling edge to DCLKIN falling edge >= 2.5ns. T _{DCLK} = DCLK period t _{CDCLK} = Sampling clock falling edge to DCLKIN falling edge	2 + t _{CDCLK}	3 + t _{CDCLK}	4 + t _{CDCLK}	ns
	5014	Fout = 10 MSPS, DA/B5,6 = 80 MBPS	-0.24	0.10		
	DCLK rising edge to output data delay, 2-wire serial CMOS	Fout = 20 MSPS, DA/B5,6 = 160 MBPS	-0.29	0.10		
		Fout = 30 MSPS, DA/B5,6 = 240 MBPS	-0.28	0.09		
t _{CD}	DCLK riging adds to sutput data dalay	Fout = 5 MSPS, DA/B6 = 80 MBPS	-0.22	0.11		ns
OD	DCLK rising edge to output data delay, 1-wire series CMOS	Fout = 10 MSPS, DA/B6 = 160 MBPS	-0.27	0.11		
		Fout = 15 MSPS, DA/B6 = 240 MBPS	-0.52	0.08		
	DCLK rising edge to output data delay, 1/2-wire serial CMOS	Fout = 5 MSPS, DA6 = 160 MBPS	-0.24	0.10		
		Fout = 10 MSPS, DA/B5,6 = 80 MBPS	12.19	12.36		
	Data valid, 2-wire serial CMOS	Fout = 20 MSPS, DA/B5,6 = 160 MBPS	5.93	6.1		
		Fout = 30 MSPS, DA/B5,6 = 240 MBPS	3.91	4.07		
t_{DV}		Fout = 5 MSPS, DA/B6 = 80 MBPS	12.21	12.39		ns
	Data valid, 1-wire serial CMOS	Fout = 10 MSPS, DA/B6 = 160 MBPS	5.95	6.1		
		Fout = 15 MSPS, DA/B6 = 240 MBPS	3.83	4.08		
	Data valid, 1/2-wire serial CMOS	Fout = 5 MSPS, DA6 = 160 MBPS	5.36	6.13		
SERIAL P	ROGRAMMING INTERFACE (SCLK, SEN, SE	PIO) - Input				
f _{CLK(SCLK)}	Serial clock frequency				20	MHz
t _{SU(SEN)}	SEN to rising edge of SCLK		10			
t _{H(SEN)}	SEN from rising edge of SCLK		9			ns
t _{SU(SDIO)}	SDIO to rising edge of SCLK		17			110
t _{H(SDIO)}	SDIO from rising edge of SCLK		9			
SERIAL P	ROGRAMMING INTERFACE (SDIO) - Output					
t _(OZD)	SDIO tri-state to driven		3.9		10.8	
t _(ODZ)	SDIO data to tri-state		3.4		14	ns
$t_{(OD)}$	SDIO valid from falling edge of SCLK		3.9		10.8	




6.11 Typical Characteristics - ADC3641


Typical values at T_A = 25 °C, ADC sampling rate F_S = 10 MSPS, AIN = -1 dBFS differential input, AVDD = IOVDD = 1.8 V, 65k FFT, external 1.6 V reference, 5 pF output load, unless otherwise noted.















6.12 Typical Characteristics - ADC3642

Typical values at T_A = 25 °C, ADC sampling rate F_S = 25 MSPS, AIN = -1 dBFS differential input, AVDD = IOVDD = 1.8 V, 65k FFT, external 1.6 V reference, 5 pF output load, unless otherwise noted.





1.75

1.8 AVDD (V)

図 6-28. AC Performance vs AVDD

 $F_{IN} = 1.1 \text{ MHz}$

1.85

78

1.7

0.975

85

80

95

90

1.9

79

78.5

0.9


0.925

0.95 VCM (V)


図 6-29. AC Performance vs VCM vs Temperature

 $F_{IN} = 1.1 MHz$













6.13 Typical Characteristics - ADC3643


Typical values at T_A = 25 °C, ADC sampling rate F_S = 65 MSPS, AIN = -1 dBFS differential input, AVDD = IOVDD = 1.8 V, 65k FFT, external 1.6 V reference, 5 pF output load, unless otherwise noted.


















7 Parameter Measurement Information




図 7-1. Timing diagram: DDR CMOS (default bit mapper)




図 7-2. Timing diagram: 2-wire serial CMOS (default bit mapper)






図 7-3. Timing diagram: 1-wire serial CMOS (default bit mapper)




図 7-4. Timing diagram: 1/2-wire serial CMOS (default bit mapper)



8 Detailed Description

8.1 Overview


The ADC364x is a low noise, ultra-low power 14-bit high-speed dual channel ADC family supporting sampling rates from 10 to 65 Msps. It offers very good DC precision together with IF sampling support which makes it ideally suited for a wide range of applications. The ADC364x is equipped with an on-chip internal reference option but it also supports the use of an external, high precision 1.6 V voltage reference or an external 1.2 V reference which is buffered and gained up internally. Because of the inherent low latency architecture, the digital output result is available after only one clock cycle. Single ended as well as differential input signaling is supported.

An optional programmable digital down converter enables external anti-alias filter relaxation as well as output data rate reduction. The digital filter provides a 32-bit programmable NCO and supports both real or complex decimation.

The ADC364x family uses a parallel DDR CMOS as well as a 2-wire, 1-wire and 1/2-wire serial CMOS interface to output the data offering lowest power digital interface together with the flexibility to minimize the number of digital interconnects. The ADC364x includes a digital output formatter which supports output resolutions from 14 to 20-bit. The device is a pin-to-pin compatible family with different speed grades.

The device features and control options can be set up either through pin configurations or via SPI register writes.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Analog Input

The analog inputs of ADC364x are intended to be driven differentially. Both AC coupling and DC coupling of the analog inputs is supported. The analog inputs are designed for an input common mode voltage of 0.95 V which must be provided externally on each input pin. DC-coupled input signals must have a common mode voltage that meets the device input common mode voltage range.

The equivalent input network diagram is shown in 🗵 8-1. All four sampling switches, on-resistance shown in red, are in same position (open or closed) simultaneously.





図 8-1. Equivalent Input Network

8.3.1.1 Analog Input Bandwidth

 \boxtimes 8-2 shows the analog full power input bandwidth of the ADC364x with a 50 Ω . The -3 dB bandwidth is approximately 900 MHz and the useful input bandwidth with good AC performance is approximately 120 MHz.

The equivalent input resistance R_{IN} and input capacitance C_{IN} vs frequency are shown in \boxtimes 8-3.



8.3.1.2 Analog Front End Design

The ADC364x is an unbuffered ADC and thus a passive kick-back filter is recommended to absorb the glitch from the sampling operation. Depending on if the input is driven by a balun or a differential amplifier with low output impedance, a termination network may be needed. Additionally a passive DC bias circuit is required in AC-coupled applications which can be combined with the termination network.

8.3.1.2.1 Sampling Glitch Filter Design

The front end sampling glitch filter is designed to optimize the SNR and HD3 performance of the ADC. The filter performance is dependent on input frequency and therefore the following filter designs are recommended for different input frequency ranges as shown in \boxtimes 8-4 and \boxtimes 8-5 (assuming 50 Ω source impedance).




図 8-4. Sampling glitch filter example for input frequencies from DC to 30 MHz




図 8-5. Sampling glitch filter example for input frequencies from 30 to 70 MHz

8.3.1.2.2 Single Ended Input

The ADC can be configured to operate with single ended input instead of differential using just the positive signal input. This operating mode must be enabled via SPI register write (address 0xE). The single ended signal is connected to the negative ADC input and both the positive and negative input need to be biased to VCM as shown in \boxtimes 8-6.




図 8-6. Single ended analog input: AC coupled (left) and DC coupled (right)



The signal swing is now reduced by 6-dB (single ended input with 1.125 Vpp vs differential 2.25 Vpp), and the resulting SNR is reduced by 3-dB.



8.3.1.2.3 Analog Input Termination and DC Bias

Depending on the input drive circuitry, a termination network and/or DC biasing needs to be provided.

8.3.1.2.3.1 AC-Coupling

The ADC364x requires external DC bias using the common mode output voltage (VCM) of the ADC together with the termination network as shown in \boxtimes 8-7. The termination is located within the glitch filter network. When using a balun on the input, the termination impedance has to be adjusted to account for the turns ratio of the transformer. When using an amplifier, the termination impedance can be adjusted to optimize the amplifier performance.




図 8-7. AC-Coupling: termination network provides DC bias (glitch filter example for DC - 30 MHz)

8.3.1.2.3.2 DC-Coupling

In DC coupled applications the DC bias needs to be provided from the fully differential amplifier (FDA) using VCM output of the ADC as shown in 🗵 8-8. The glitch filter in this case is located between the anti-alias filter and the ADC. No termination may be needed if amplifier is located close to the ADC or if the termination is part of the anti-alias filter.





図 8-8. DC-Coupling: DC bias provided by FDA (glitch filter example for DC - 30 MHz)



8.3.1.3 Auto-Zero Feature

The ADC364x includes an internal auto-zero front end amplifier circuit which improves the 1/f flicker noise. This auto-zero feature is enabled by default for the ADC3641/2 and can be enabled using SPI register writes for the ADC3643 (register 0x11, D0). The following 4M point FFTs compare auto-zoer feature enabled vs disabled.



8.3.2 Clock Input

In order to maximize the ADC SNR performance, the external sampling clock should be low jitter and differential signaling with a high slew rate. This is especially important in IF sampling applications. For less jitter sensitive applications, the ADC364x provides the option to operate with single ended signaling which saves additional power consumption.

8.3.2.1 Single Ended vs Differential Clock Input

The ADC364x can be operated using a differential or a single ended clock input where the single ended clock consumes less power consumption. However clock amplitude impacts the ADC aperture jitter and consequently the SNR. For maximum SNR performance, a large clock signal with fast slew rates needs to be provided.

- Differential Clock Input: The clock input can be AC coupled externally. The ADC364x provides internal biasing for that use case.
- Single Ended Clock Input: This mode needs to be configured using SPI register (0x0E, D2 and D0) or with the REFBUF pin. In this mode there is no internal clock biasing and thus the clock input needs to be DC coupled around a 0.9V center. The unused input needs to be AC coupled to ground.




図 8-15. External and internal connection using differential (left) and single ended (right) clock input

8.3.2.2 Signal Acquisition Time Adjust

The ADC364x includes a register (DLL PDN (0x11, D2) which increases the signal acquisition time window for clock rates below 40 MSPS from 25% to 50% of the clock period. Increasing the sampling time provides a longer time for the driving amplifier to settle out the signal which can improve the SNR performance of the system.

Note

This register needs to be set for the 65 MSPS speed grade (ADC3643) when operating at sampling rates below 40 MSPS. For the 10 and 25 MSPS device speed grades the sampling time is already set to $T_{\rm S}/2$.

When powering down the DLL, the acquisition time tracks the clock duty cycle (50% is recommended).

表 8-1. Acquisition time vs DLL PDN setting

SAMPLING CLOCK F _S (MSPS)	DLL PDN (0x11, D2)	ACQUISITION TIME (t _{ACQ})
65	0	T _S / 4
≤ 40	1	T _S / 2

T_S: Sampling clock period

8.3.3 Voltage Reference

The ADC364x provides three different options for supplying the voltage reference to the ADC. An external 1.6 V reference can be directly connected to the VREF input; a voltage 1.2 V reference can be connected to the REFBUF input using the internal gain buffer or the internal 1.2 V reference can be enabled to generate a 1.6 V reference voltage. For best performance, the reference noise should be filtered by connecting a 10 μ F and a 0.1 μ F ceramic bypass capacitor to the VREF pin. The internal reference circuitry of the ADC364x is shown in \boxtimes 8-16.

Note

The voltage reference mode can be selected using SPI writes or by using the REFBUF pin (default) as a control pin (セクション 8.5.1).

If the REFBUF pin is not used for configuration, the REFBUF pin should be connected to AVDD (even though the REFBUF pin has a weak internal pullup to AVDD) and the voltage reference option has to be selected using the SPI interface.




図 8-16. Different voltage reference options for ADC364x

8.3.3.1 Internal voltage reference

The 1.6 V reference for the ADC can be generated internal using the on-chip 1.2 V reference along with the internal gain buffer. A 10 μ F and a 0.1 μ F ceramic bypass capacitor (C_{VREF}) should connected between the VREF and REFGND pins as close to the pins as possible.




図 8-17. Internal reference

8.3.3.2 External voltage reference (VREF)

For highest accuracy and lowest temperature drift, the VREF input can be directly connected to an external 1.6 V reference. A 10 μ F and a 0.1 μ F ceramic bypass capacitor (C_{VREF}) connected between the VREF and REFGND pins and placed as close to the pins as possible is recommended. The load current from the external reference is about 1 mA.

Note: The internal reference is also used for other functions inside the device; therefore, the reference amplifier should only be powered down in power down state but not during normal operation.




図 8-18. External 1.6V reference

8.3.3.3 External voltage reference with internal buffer (REFBUF)

The ADC364x is equipped with an on-chip reference buffer that also includes gain to generate the 1.6 V reference voltage from an external 1.2 V reference. A 10 μ F and a 0.1 μ F ceramic bypass capacitor (C_{VREF}) between the VREF and REFGND pins and a 10 μ F and a 0.1 μ F ceramic bypass capacitor between the REFBUF and REFGND pins are recommended. Both capacitors should be placed as close to the pins as possible. The load current from the external reference is less than 100 μ A.




図 8-19. External 1.2V reference using internal reference buffer



8.3.4 Digital Down Converter

The ADC364x includes an optional on-chip digital down conversion (DDC) decimation filter that can be enabled via SPI register setting. It supports complex decimation by 2, 4, 8, 16 and 32 using a digital mixer and a 32-bit numerically controlled oscillator (NCO) as shown in \boxtimes 8-20. Furthermore it supports a mode with real decimation where the complex mixer is bypassed (NCO should be set to 0 for lowest power consumption) and the digital filter acts as a low pass filter.




図 8-20. Internal Digital Decimation Filter

8.3.4.1 DDC MUX

The ADC364x family contains a MUX in front of the digital decimation filter which allows the ADC channel A input to be connected to the DDC of channel B and vice versa.




図 8-21. DDC MUX



8.3.4.2 Digital Filter Operation

The complex decimation operation is illustrated with an example in 🗵 8-22. First the input signal (and the negative image) are frequency shifted by the NCO frequency as shown on the left. Next a digital filter is applied (centered around 0 Hz) and the output data rate is decimated - in this example the output data rate $F_{S,OLT} = F_S/8$ with a Nyquist zone of F_S/16. During the complex mixing the spectrum (signal and noise) is split into real and complex parts and thus the amplitude is reduced by 6-dB. In order to compensate this loss, there is a 6-dB digital gain option in the decimation filter block that can be enabled via SPI write.




図 8-22. Complex decimation illustration

The real decimation operation is illustrated with an example in Z 8-23. There is no frequency shift happening and only the real portion of the complex digital filter is exercised. The output data rate is decimated - a decimation of 8 would result in an output data rate F_{S.OUT} = F_S/8 with a Nyquist zone of F_S/16.

During the real mixing the spectrum (signal and noise) amplitude is reduced by 3-dB. In order to compensate this loss, there is a 3-dB digital gain option in the decimation filter block that can be enabled via SPI write.




図 8-23. Real decimation illustration

8.3.4.2.1 FS/4 Mixing with Real Output

In this mode, the output after complex decimation gets mixed with FS/4 (FS = output data rate in this case). Instead of a complex output with the input signal centered around 0 Hz, the output is transmitted as a real output at twice the data rate and the signal is centered around FS/4 (Fout/4) as illustrated in Z 8-24.

In this example, complex decimation by 8 is used. The output data is transmitted as a real output with an output rate of Fout = FS'/4 (FS' = ADC sampling rate). The input signal is now centered around FS/4 (Fout/4) or FS'/16.




図 8-24. FS/4 Mixing with real output

8.3.4.3 Numerically Controlled Oscillator (NCO) and Digital Mixer

The decimation block is equipped with a 32-bit NCO and a digital mixer to fine tune the frequency placement prior to the digital filtering. The oscillator generates a complex exponential sequence of:

where: frequency (ω) is specified as a signed number by the 32-bit register setting

The complex exponential sequence is multiplied with the real input from the ADC to mix the desired carrier to a frequency equal to f_{IN} + f_{NCO} . The NCO frequency can be tuned from $-F_S/2$ to $+F_S/2$ and is processed as a signed, 2s complement number. After programming a new NCO frequency, the MIXER RESTART register bit or SYNC pin has to be toggled for the new frequency to get active. Additionally the ADC364x provides the option via SPI to invert the mixer phase.

The NCO frequency setting is set by the 32-bit register value given and calculated as:

NCO frequency = 0 to +
$$F_S/2$$
: NCO = $f_{NCO} \times 2^{32} / F_S$

NCO frequency =
$$-F_S/2$$
 to 0: NCO = $(f_{NCO} + F_S) \times 2^{32} / F_S$

where:

- NCO = NCO register setting (decimal value)
- f_{NCO} = Desired NCO frequency (MHz)
- F_S = ADC sampling rate (MSPS)

The NCO programming is further illustrated with this example:

- ADC sampling rate $F_S = 65 \text{ MSPS}$
- Input signal $f_{IN} = 10 \text{ MHz}$
- Desired output frequency $f_{OLIT} = 0 \text{ MHz}$

For this example there are actually four ways to program the NCO and achieve the desired output frequency as shown in 表 8-2.

表 8-2. NCO value calculations example									
Alias or negative image	f _{NCO}	NCO Value	Mixer Phase	Frequency translation for f _{OUT}					
$f_{IN} = -10 \text{ MHz}$	f _{NCO} = 10 MHz	660764199	as is	$f_{OUT} = f_{IN} + f_{NCO} = -10 \text{ MHz} + 10 \text{ MHz} = 0 \text{ MHz}$					

 $f_{IN} = 10 MHz$ $f_{NCO} = -10 \text{ MHz}$ 3634203097 $f_{OUT} = f_{IN} + f_{NCO} = 10 \text{ MHz} + (-10 \text{ MHz}) = 0 \text{ MHz}$ $f_{OUT} = f_{IN} - f_{NCO} = 10 \text{ MHz} - 10 \text{ MHz} = 0 \overline{\text{ MHz}}$ $f_{IN} = 10 \text{ MHz}$ $f_{NCO} = 10 \text{ MHz}$ 660764199 inverted $f_{IN} = -10 \text{ MHz}$ $f_{NCO} = -10 \text{ MHz}$ 3634203097 $f_{OUT} = f_{IN} - f_{NCO} = -10 \text{ MHz} - (-10 \text{ MHz}) = 0 \text{ MHz}$



8.3.4.4 Decimation Filter

The ADC364x supports complex decimation by 2, 4, 8, 16 and 32 with a pass-band bandwidth of \sim 80% and a stopband rejection of at least 85dB. \gtrsim 8-3 gives an overview of the pass-band bandwidth of the different decimation settings with respect to ADC sampling rate FS. In real decimation mode the output bandwidth is half of the complex bandwidth.

REAL/COMPLEX DECIMATION	DECIMATION SETTING N	OUTPUT RATE	OUTPUT BANDWIDTH	OUTPUT RATE (FS = 65 MSPS)	OUTPUT BANDWIDTH (FS = 65 MSPS)
	2	FS / 2 complex	0.8 × FS / 2	32.5 MSPS complex	26 MHz
	4	FS / 4 complex	0.8 × FS / 4	16.25 MSPS complex	13 MHz
Complex	8	FS / 8 complex	0.8 × FS / 8	8.125 MSPS complex	6.5 MHz
	16	FS / 16 complex	0.8 × FS / 16	4.0625 MSPS complex	3.25 MHz
	32	FS / 32 complex	0.8 × FS / 32	2.03125 MSPS complex	1.625 MHz
	2	FS / 2 real	0.4 × FS / 2	32.5 MSPS	13 MHz
	4	FS / 4 real	0.4 × FS / 4	16.25 MSPS	6.5 MHz
Real	8	FS / 8 real	0.4 × FS / 8	8.125 MSPS	3.25 MHz
	16	FS / 16 real	0.4 × FS / 16	4.0625 MSPS	1.625 MHz
	32	FS / 32 real	0.4 × FS / 32	2.03125 MSPS	0.8125 MHz

The decimation filter responses normalized tot he ADC sampling clock frequency are illustrated in . They are interpreted as follows:

Each figure contains the filter pass-band, transition band(s) and alias or stop-band(s) as shown in \boxtimes 8-26 to \boxtimes 8-35. The x-axis shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling rate F_S.

For example, in the divide-by-4 complex setup, the output data rate is F_S / 4 complex with a Nyquist zone of F_S / 8 or 0.125 × F_S . The transition band is centered around 0.125 × F_S and the alias transition band is centered at 0.375 × F_S (colored in blue). The stop-bands, which alias on top of the pass-band, are centered at 0.25 × F_S and 0.5 × F_S and are colored in red. The stop-band attenuation is greater than 85 dB.





図 8-25. Interpretation of the Decimation Filter Plots






response

response





8.3.4.5 SYNC

The PDN/SYNC pin can be used to synchronize multiple devices using an external SYNC signal. The PDN/SYNC pin can be configured via SPI (SYNC EN bit) from power down to synchronization functionality and is latched in by the rising edge of the sampling clock as shown in \boxtimes 8-36.




図 8-36. External SYNC timing diagram

The synchronization signal is only required when using the decimation filter - either using the SPI SYNC register or the PDN/SYNC pin. It resets internal clock dividers used in the decimation filter and aligns the internal clocks as well as I and Q data within the same sample. If no SYNC signal is given, the internal clock dividers is not be synchronized, which can lead to a fractional delay across different devices. The SYNC signal also resets the NCO phase and loads the new NCO frequency (same as the MIXER RESTART bit).



When trying to resynchronize during operation, the SYNC toggle should occur at 64*K clock cycles, where K is an integer. This provids the phase continuity of the clock divider.

8.3.4.6 Output Formatting with Decimation

8.3.4.6.1 Parallel CMOS

In parallel CMOS mode, the ADC364x device only supports real output with DDR CMOS interface as shown in 8-37 (real decimation). Here the output format is selected to 14-bit since the parallel output bus only supports up to 14-bit.

DDR CMOS




図 8-37. Output Data Format in Real Decimation

表 8-4 illustrates the output interface data rate along with the corresponding DCLK frequency based on real decimation setting (M).

Furthermore the table shows an actual lane rate example with complex decimation by 4.

表 8-4. Parallel CMOS Data Rate Examples with Decimation

REAL/COMPLEX DECIMATION	DECIMATION SETTING	ADC SAMPLING RATE	DDR CMOS	DCLK	DOUT	
Real	M	F _S	DDR	F _S / M	F _S x 2 / M	
ixeai	4	65 MHz	DDR	16.25 MHz	32.5 MHz	



8.3.4.6.2 Serialized CMOS

In serialized CMOS mode, the ADC364x device supports complex decimation output 🗵 8-38 and real decimation output 🗵 8-39. The examples are shown for 16-bit output for 2-wire (8x serialization) and 1-wire (16x serialization).




図 8-38. Output Data Format in Complex Decimation

表 8-5 illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK frequencies based on output resolution (R), number of serial CMOS lanes (L) and complex decimation setting (N).

Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output resolution and complex decimation by 16.

表 8-5. Serial CMOS Lane Rate Examples with Complex Decimation and 16-bit Output Resolution

DECIMATION SETTING	ADC SAMPLING RATE	OUTPUT RESOLUTION	# of WIRES	FCLK	DCLKIN, DCLK	DOUT
N	F _S	R	L	F _S /N	[DOUT] / 2	F _S x 2 x R/L/N
	65 MSPS		2	4.0625 MHz	32.5 MHz	65 MHz
16		16	1	4.0023 WII IZ	65 MHz	130 MHz
	62.5 MSPS		1/2	3.90625 MHz	125 MHz	250 MHz






表 8-6 illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK frequencies based on output resolution (R), number of serial CMOS lanes (L) and real decimation setting (M).

Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output resolution and real decimation by 16.

表 8-6. Serial CMOS Lane Rate Examples with Real Decimation and 16-bit Output Resolution

DECIMATION SETTING	ADC SAMPLING RATE	OUTPUT RESOLUTION	# of WIRES	FCLK	DCLKIN, DCLK	DOUT
М	F _S	R	L	F _S / M / 2 (L = 2) F _S / M (L = 1, 1/2)	[DOUT] / 2	F _S x R / L / M
	65 MSPS	16	2	2.03125 MHz	16.25 MHz	32.5 MHz
16			1	4.0625 MHz	32.5 MHz	65 MHz
			1/2	4.0023 WII IZ	65 MHz	130 MHz



8.3.5 Digital Interface

The ADC364x family supports two different CMOS output modes - parallel DDR output and serialized CMOS output formats.

8.3.5.1 Parallel CMOS Output

The low power CMOS interface supports a double data rate (DDR) output interface. In DDR output mode the output clock is generated inside the ADC364x. The digital interface can be configured using SPI register writes.

8.3.5.2 Serialized CMOS output

In this mode the output data is serialized and transmitted over 2, 1 or 1/2 wires. Due to CMOS output speed limitation this mode is only available for reduced output data rates. This mode is similar to the multi-SPI interface.

In this operating mode, the ADC364x requires an external serial clock input (DCLKIN), which is used to transmit the data out of the ADC along with the data clock (DCLK). The phase relationship between DCLKIN and the sampling clock is irrelevant but both clocks need to be frequency locked. The serial CMOS interface is configured using SPI register writes.

8.3.5.2.1 SDR Output Clocking

The ADC364x provides a SDR output clocking option for all serial CMOS output modes (including decimation) which is enabled using the SPI interface. In serial CMOS mode by default the data is output on rising and falling edge of DCLK. In SDR clocking mode, DCLKIN has to be twice as fast as the default DCLKIN so that the output data are clocked out only on DCLK rising edge.

Internally DCLKIN is divided by 2 for data processing and this operation can add 1 extra clock cycle latency to the ADC latency.




図 8-40. SDR Output Clocking



8.3.5.3 Output Data Format

The output data can be configured to two's complement (default) or offset binary formatting using SPI register writes (register 0x8F and 0x92). 表 8-7 provides an overview for minimum and maximum output codes for the two formatting options. The actual output resolution is set by the output bit mapper.

表 8-7. Overview of minimum and maximum output codes vs output resolution for different formatting

	Two's Comple	ment (default)	Offset Binary		
RESOLUTION (BIT)	14	16	14	16	
V _{IN,MAX}	0x1FFF	0x7FFF	0x3FFF	0xFFFF	
0	0x0	000	0x2000	0x8000	
V _{IN,MIN}	0x2000	0x8000	0x0000		

8.3.5.4 Output Formatter

The digital output interface uses a flexible output bit mapper as shown in \boxtimes 8-41. The bit mapper takes the 14-bit output directly from the ADC or from digital filter block and reformats it to a resolution of 14, 16, 18 or 20-bit. With parallel output format the maximum output resolution supported is 14-bit. With serial CMOS output the output serialization factor gets adjusted accordingly for 2-, 1- and 1/2-wire interface mode. When using a higher resolution output in non-decimation mode, the 2 LSBs are set to 0. The maximum output data rate can not be exceeded independently of output resolution and serialization factor.




図 8-41. Interface output bit mapper

 \gtrsim 8-8 provides an overview for the resulting serialization factor depending on output resolution and output modes. Note that the DCLKIN frequency needs to be adjusted accordingly as well. Changing the output resolution to 16-bit, 2-wire mode for example would result in DCLKIN = F_S * 4 instead of * 3.5.

The output bit mapper can be used for bypass and decimation filter.

表 8-8. Serialization factor vs output resolution for different output modes

OUTPUT RESOLUTION	Interface	SERIALIZATION	FCLK	DCLKIN	DCLK	D0/D1
	2-Wire	7x	F _S /2	F _S * 3.5	F _S * 3.5	F _S * 7
14-bit (default)	1-Wire	14x	F _S	F _S * 7	F _S * 7	F _S * 14
	½-Wire	28x	F _S	F _S * 14	F _S * 14	F _S * 28
	2-Wire	8x	F _S /2	F _S * 4	F _S * 4	F _S * 8
16-bit	1-Wire	16x	F _S	F _S * 8	F _S * 8	F _S * 16
	½-Wire	32x	F _S	F _S * 16	F _S * 16	F _S * 32
	2-Wire	9x	F _S /2	F _S * 4.5	F _S * 4.5	F _S * 9
18-bit	1-Wire	18x	F _S	F _S * 9	F _S * 9	F _S * 18
	½-Wire	36x	F _S	F _S * 18	F _S * 18	F _S * 36
	2-Wire	10x	F _S /2	F _S * 5	F _S * 5	F _S * 10
20-bit	1-Wire	20x	F _S	F _S * 10	F _S * 10	F _S * 20
	½-Wire	40x	F _S	F _S * 20	F _S * 20	F _S * 40



The programming sequence to change the output interface and/or resolution from default settings is shown in セクション 8.3.5.6.

8.3.5.5 Output Bit Mapper

The output bit mapper allows to change the output bit order for any selected interface mode.




図 8-42. Output Bit Mapper

It is a two step process to change the output bit mapping and assemble the output data bus:

- 1. Both channel A and B can have up to 20-bit output. Each output bit of either channel has a unique identifier bit as shown in the 表 8-9 below. The MSB starts with bit D19 depending on output resolution chosen the LSB would be D6 (14-bit) to D0 (20-bit). The 'previous sample' is only needed in 2-w mode.
- 2. The bit mapper is then used to assemble the output sample. The following sections detail how to remap both a parallel and a serial output format.

	& 0-3. Unique identifier of each data bit										
Bit	Chan	nel A	Chan	nel B							
	Previous sample (2-w only)	Current sample	Previous sample (2-w only)	Current sample							
D19 (MSB)	0x2D	0x6D	0x29	0x69							
D18	0x2C	0x6C	0x28	0x68							
D17	0x27	0x67	0x23	0x63							
D16	0x26	0x66	0x22	0x62							
D15	0x25	0x65	0x21	0x61							
D14	0x24	0x64	0x20	0x60							
D13	0x1F	0x5F	0x1B	0x5B							
D12	0x1E	0x5E	0x1A	0x5A							
D11	0x1D	0x5D	0x19	0x59							
D10	0x1C	0x5C	0x18	0x58							
D9	0x17	0x17 0x57		0x53							
D8	0x16	0x56	0x12	0x52							
D7	0x15	0x55	0x11	0x51							
D6	0x14	0x54	0x10	0x50							
D5	0x0F	0x4F	0x0B	0x4B							
D4	0x0E	0x4E	0x0A	0x4A							
D3	0x0D	0x4D	0x09	0x49							
D2	0x0C	0x4C	0x08	0x48							
D1	0x07	0x47	0x03	0x43							
D0 (LSB)	0x06	0x46	0x02	0x42							

表 8-9. Unique identifier of each data bit



In **parallel DDR** mode, a data bit (with unique identifier) needs to be assigned to each output pin for both the rising and the falling edge of the DCLK using the register addresses as shown in \boxtimes 8-43. The example on the right shows the output data bus remapped to where all 14 bit of channel A is output on DCLK rising edge followed by all 14 bit of channel B on DCLK falling edge.

DCLK			DCLK		
DB0	0x63	0x3B	DB0	D0 _A (0x63, 0x54)	D0 _B (0x3B, 0x50)
DB1	0x64	0x3C	DB1	D1 _A (0x64, 0x55)	D1 _B (0x3C, 0x51)
DB2	0x65	0x3D	DB2	D2 _A (0x65, 0x56)	D2 _B (0x3D, 0x52)
DB3	0x66	0x3E	DB3	D3 _A (0x66, 0x57)	D3 _B (0x3E, 0x53)
DB4	0x67	0x3F	DB4	D4 _A (0x67, 0x5C)	D4 _B (0x3F, 0x58)
DB5	0x68	0x40	DB5	D5 _A (0x68, 0x5D)	D5 _B (0x40, 0x59)
DB6	0x69	0x41	DB6	D6 _A (0x69, 0x5E)	D6 _B (0x41, 0x5A)
DA0	0x6C	0x44	DAO	D7 _A (0x6C, 0x5F)	D7 _B (0x44, 0x5B)
DA1	0x6D	0x45	DA1	D8 _A (0x6D, 0x64)	D8 _B (0x45, 0x60)
DA2	0x6E	0x46	DA2	D9 _A (0x6E, 0x65)	D9 _B (0x46, 0x61)
DA3	0x6F	0x47	DA3	D10 _A (0x6F, 0x66)	D10 _B (0x47, 0x62)
DA4	0x70	0x48	DA4	D11 _A (0x70, 0x67)	D11 _B (0x48, 0x63)
DA5	0x71	0x49	DA5	D12 _A (0x71, 0x6C)	D12 _B (0x49, 0x68)
DA6	0x72	0x4A	DA6	D13 _A (0x72, 0x6D)	D13 _B (0x4A, 0x69)

図 8-43. DDR output timing diagram with output mapping (left) and example (right)

In the serial output mode, a data bit (with unique identifier) needs to be assigned to each location within the serial output stream. There are a total of 40 addresses available per channel. Channel A spans from address 0x39 to 0x60 and channel B from address 0x61 to 0x88. When using complex decimation, the output bit mapper is applied to both the "I" and the "Q" sample.

2-wire mode: in this mode both the current and the previous sample have to be used in the address space as shown in \boxtimes 8-44 below. The address order is different for 14/18-bit and 16/20-bit. Note: there are unused addresses between samples for resolution less than 20-bit (grey back ground), which can be skipped if not used.




図 8-44. 2-wire output bit mapper

In the following example (図 8-45), the 16-bit 2-wire serial output is reordered to where lane DA5/DB5 carries the 8 MSB and lane DA6/DB6 carries 8 LSBs.

				Previous	Sample							Current	Sample			
DA5	D19 _A	D18 _A	D17 _A	D16 _A	D15 _A	D14 _A	D13 _A	D12 _A	D19 _A	D18 _A	D17 _A	D16 _A	D15 _A	D14 _A	D13 _A	D12 _A
	(0x60	(0x5F	(0x5E	(0x5D	(0x5C	(0x5B	(0x5A	(0x59	(0x56	(0x55	(0x54	(0x53	(0x52	(0x51	(0x50	(0x4F
	0x2D)	0x2C)	0x27)	0x26)	0x25)	0x24)	0x1F)	0x1E)	0x6D)	0x6C)	0x67)	0x66)	0x65)	0x64)	0x5F)	0x5E)
DA6	D11 _A	D10 _A	D9 _A	D8 _A	D7 _A	D6 _A	D5 _A	D4 _A	D11 _A	D10 _A	D9 _A	D8 _A	D7 _A	D6 _A	D5 _A	D4 _A
	(0x4C	(0x4B	(0x4A	(0x49	(0x48	(0x47	(0x46	(0x45	(0x42	(0x41	(0x40	(0x39	(0x38	(0x37	(0x36	(0x35
	0x1D)	0x1C)	0x17)	0x16)	0x15)	0x14)	0x0F)	0x0E)	0x5D)	0x5C)	0x57)	0x56)	0x55)	0x54)	0x4F)	0x4E)
DB5	D19 _B	D18 _B	D17 _B	D16 _B	D15 _B	D14 _B	D13 _B	D12 _B	D19 _B	D18 _B	D17 _B	D16 _B	D15 _B	D14 _B	D13 _B	D12 _B
	(0x88	(0x87	(0x86	(0x85	(0x84	(0x83	(0x82	(0x81	(0x7E	(0x7D	(0x7C	(0x7B	(0x7A	(0x79	(0x78	(0x77
	0x29)	0x28)	0x23)	0x22)	0x21)	0x20)	0x1B)	0x1A)	0x69)	0x68)	0x63)	0x62)	0x61)	0x60)	0x5B)	0x5A)
DB6	D11 _B	D10 _B	D9 _B	D8 _B	D7 _B	D6 _B	D5 _B	D4 _B	D11 _B	D10 _B	D9 _B	D8 _B	D7 _B	D6 _B	D5 _B	D4 _B
	(0x74	(0x73	(0x72	(0x71	(0x70	(0x6F	(0x6E	(0x6D	(0x6A	(0x69	(0x68	(0x67	(0x66	(0x65	(0x64	(0x63
	0x19)	0x18)	0x13)	0x12)	0x11)	0x10)	0x0B)	0x0A)	0x59)	0x58)	0x53)	0x52)	0x51)	0x50)	0x4B)	0x4A)

図 8-45. Example: 2-wire output mapping

1-wire mode: Only the 'current' sample needs to programmed in the address space. If desired, it can be duplicated on DA5/DB5 as well (using addresses shown below) in order to have a redundant output. Lane DA5/DB5 needs to be powered up in that case.




図 8-46. 1-wire output bit mapping

 $\frac{1}{2}$ -wire mode: The output is only on lane DA6 and the sample order is programmed into the 40 addresses of chA (from 0x39 to 0x60). It covers 2 samples (one for chA, one for chB) as shown below.



図 8-47. 1/2-wire output bit mapping



8.3.5.6 Output Interface/Mode Configuration

The following sequence summarizes all the relevant registers for changing the output interface and/or enabling the decimation filter. Steps 1 and 2 must come first since the E-Fuse load reset the SPI writes, the remaining steps can come in any order.

表 8-10. Configuration steps for changing interface or decimation

STEP	FEATURE	ADDRESS	Iniguration steps for char		RIPTION						
			Select the output interface bit mappir			t interface.					
			Output Resolution	DDR	2-wire	1-wire	1/2-wire				
			14-bit		0x2B						
1		0x07	16-bit 0xA		0x4B						
			18-bit	N/A	0x2B	0x6C	0x8D				
			20-bit	N/A	0x4B						
	-		Load the output interface bit mapping			Program register ()	v13 to 0v01 wait				
2		0x13	~ 1ms so that bit mapping is loaded	properly followed b	y 0x13 0x00						
3		0x0A/B/C	When changing the output interface bit mapper (0x07), the CMOS output buffer register has to be configured again.								
4		0x18	For serial CMOS modes, DCLKIN EN	N (D4) needs to be	enabled.						
			In serial CMOS, configure the FCLK	registers based or	bypass/decimation	and # of lanes us	ed.				
			Bypass/Decimation	SCMOS	FCLK SRC (D7)	FCLK DIV (D4)	TOG FCLK (D0)				
				2-wire	0	1	0				
5		0x19	Bypass/ Real Decimation	1-wire	0	0	0				
	Output Interface	0.419		1/2-wire	0	0	0				
				2-wire	1	0	0				
			Complex Decimation	1-wire	1	0	0				
				1/2-wire	0	0	1				
6	-	0x1B	Select the output interface resolution using the bit mapper (D5-D3).								
7	-	0x1F	For serial CMOS modes, DCLKIN EN	N (D6) and DCLK (DB EN (D4) need to	be enabled.					
			In serial CMOS, select the FCLK pattern for decimation for proper duty cycle output of the FCLK.								
			Decimation	Output Resolution	2-wire	1-wire	1/2-wire				
			Real Decimation	14-bit		0xFE000	use default				
		0x20 0x21 0x22		16-bit		0xFF000					
8				18-bit		0xFF800					
				20-bit		0xFFC00	-				
				14-bit	use default						
				16-bit							
			Complex Decimation	18-bit	-	0xFFFFF	0xFFFFF				
				20-bit	-						
9		0x390x60 0x610x88	Change output bit mapping for chA a	and chB if desired.	This works also with	h the default interfa	ace selection.				
10		0x24	Enable the decimation filter								
11	-	0x25	Configure the decimation filter								
12		0x2A/B/C/D 0x31/2/3/4	Program the NCO frequency for com	plex decimation (c	an be skipped for re	eal decimation)					
			Configure the complex output data st	tream (set both bite	s to 0 for real decim	ation)					
	Decimation Filter		Serial CMOS	` 	der (D4)	,	av (D3)				
13		0x27	2-wire		1	Q-Delay (D3)					
.0		0x2E	1-wire		0		1				
			1/2-wire		1		1				
14	-	0x26					1				
14		0x26	Set the mixer gain and toggle the mixer reset bit to update the NCO frequency.								

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8.3.5.6.1 Configuration Example

The following is a step by step programming example to configure the ADC364x to complex decimation by 8 with 1-wire serial CMOS and 16-bit output.

- 1. 0x07 (address) 0x6C (load bit mapper configuration for 16-bit output with 1-wire serial CMOS)
- 2. 0x13 0x01, wait 1 ms, 0x13 0x00 (load e-fuse)
- 3. 0x0A 0xFF, 0x0B 0xEE, 0x0C 0xFD (Power down unused CMOS output buffers to avoid contention)
- 4. 0x18 0x10 (DCLKIN EN for serial CMOS mode)
- 5. 0x19 0x82 (configure FCLK)
- 6. 0x1B 0x88 (select 16-bit output resolution)
- 7. 0x1F 0x50 (DCLKIN EN for serial CMOS mode)
- 8. 0x20 0xFF, 0x21 0xFF, 0x22 0x0F (configure FCLK pattern)
- 9. 0x24 0x06 (enable decimation filter)
- 10. 0x25 0x30 (configure complex decimation by 8)
- 11. 0x2A/B/C/D and 0x31/32/33/34 (program NCO frequency)
- 12. 0x27/0x2E 0x08 (configure Q-delay register bit)
- 13. 0x26 0xAA, 0x26 0x88 (set digital mixer gain to 6-dB and toggle the mixer update)

8.3.6 Test Pattern

In order to enable in-circuit testing of the digital interface, the following test patterns are supported and enabled via SPI register writes (0x14/0x15/0x16). The test pattern generator is located after the decimation filter as shown in \boxtimes 8-48. In decimation mode (real and complex), the test patterns replace the output data of the DDC - however channel A controls the test patterns for both channels.




図 8-48. Test Pattern Generator

- RAMP Pattern: The step size needs to be configured in the CUSTOM PAT register according to the native resolution of the ADC. When selecting a higher output resolution then the additional LSBs will still be 0 in RAMP pattern mode.
 - 00001: 18-bit output resolution
 - 00100: 16-bit output resolution
 - 10000: 14-bit output resolution
- · Custom Pattern: Configured in the CUSTOM PAT register



8.4 Device Functional Modes

8.4.1 Normal operation

In normal operating mode, the entire ADC full scale range gets converted to a digital output with 14-bit resolution. The output is available in as little as 1 clock cycle on the digital CMOS outputs.

8.4.2 Power Down Options

A global power down mode can be enabled via SPI as well as using the power down pin (PDN/SYNC). There is an internal pull-down 21 $k\Omega$ resistor on the PDN/SYNC input pin and the pin is active high - so the pin needs to be pulled high externally to enter global power down mode.

The SPI register map provides the capability to enable/disable individual blocks directly or via PDN pin mask in order to trade off power consumption vs wake up time as shown in $\frac{1}{2}$ 8-11.




図 8-49. Power Down Configurations

表 8-11. Overview of Power Down Options

Function/ Register	PDN via SPI	Mask for Global PDN	Feature - Default	Power Impact	Wake-up time	Comment
ADC	Yes	-	Enabled			Both ADC channels are included in Global PDN automatically
Reference gain amplifier	Yes		Enabled	~ 0.4 mA	~3 us	Should only be powered down in power down state.
Internal 1.2 V reference	Yes	Yes	External ref	~ 1-3.5 mA	~3 ms	Internal/external reference selection is available through SPI and REFBUF pin.
Clock buffer	Yes		Differential clock	~ 1 mA	n/a	Single ended clock input saves ~ 1mA compared to differential. Some programmability is available through the REFBUF pin.
Output interface drivers	Yes	s - Enabled va		varies	n/a	Depending on output interface mode, unused output drivers can be powered down for maximum power savings
Decimation filter	Yes	-	Disabled	see electrical table	n/a	

8.5 Programming

The device is primarily configured and controlled using the serial programming interface (SPI); however, it can operate in a default configuration without requiring the SPI interface. Furthermore the power down function as well as internal/external reference configuration is possible via pin control (PDN/SYNC pin).

Note

The power down command (via PIN or SPI) only goes in effect with the ADC sampling clock present.

After initial power up, the default operating configuration for each device is shown in 表 8-12.

表 8-12. Default device configuration after power up	表	8-12.	Default	device	configurat	tion after	power up)
---	---	-------	---------	--------	------------	------------	----------	---

Z o i = i = o i a an a a o i i i gan a o i gan a									
ADC3641	ADC3642	ADC3643							
Differential									
Enabled	Disabled								
Differential									
External									
	DDC Bypass								
DDR CMOS									
	2s compliment								
		Differential Enabled Enabled Differential External DDC Bypass DDR CMOS							

8.5.1 Configuration using PINs only

The ADC voltage reference can be selected using the REFBUF pin. Even though there is an internal 100 k Ω pull-up resistor to AVDD, the REFBUF pin should be set to a voltage externally and not left floating.

表 8-13. REFBUF voltage levels control voltage reference selection

REFBUF VOLTAGE	VOLTAGE REFERENCE OPTION	CLOCKING OPTION	Digital Interface	
> 1.7 V (Default)	External reference	Differential clock input	DDR CMOS	
1.2 V (1.15-1.25V)	External 1.2V input on REFBUF pin using internal gain buffer	Differential clock input	DDR CMOS	
0.5 - 0.7V	Internal reference	Differential clock input	DDR CMOS	
< 0.1V	Internal reference	Single ended clock input	Serial CMOS 2-wire	

8.5.2 Configuration using the SPI interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock) and SDIO (serial interface data input/output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data input are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 12 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

8.5.2.1 Register Write

The internal registers can be programmed following these steps:

- 1. Drive the SEN pin low
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address) and bits A[14:12] in address field to 0.
- 3. Initiate a serial interface cycle by specifying the address of the register (A[11:0]) whose content is written and
- 4. Write the 8-bit data that are latched in on the SCLK rising edges

図 8-50 shows the timing requirements for the serial register write operation.






図 8-50. Serial Register Write Timing Diagram

8.5.2.2 Register Read

The device includes a mode where the contents of the internal registers can be read back using the SDIO pin. This readback mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. The procedure to read the contents of the serial registers is as follows:

- 1. Drive the SEN pin low
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers. Set A[14:12] in address field to 0.
- 3. Initiate a serial interface cycle specifying the address of the register (A[11:0]) whose content must be read
- 4. The device outputs the contents (D[7:0]) of the selected register on the SDIO pin
- 5. The external controller can latch the contents at the SCLK falling edge




図 8-51. Serial Register Read Timing Diagram



8.6 Register Maps

表 8-14. Register Map Summary

REGISTER ADDRESS				REGIST	ER DATA					
A[11:0]	D7	D6	D5	D4	D3	D2	D1	D0		
0x00	0	0	0	0	0	0	0	RESET		
0x07		OP IF MAPPER		0	OP IF EN		OP IF SEL			
0x08	0	0	PDN CLKBUF	PDN REFAMP	0	PDN A	PDN B	PDN GLOBAL		
0x0A				CMOS O	CMOS OB DIS [7:0]					
0x0B				CMOS OF	B DIS [15:8]					
0x0C				CMOS OB	DIS [23:16]					
0x0D	0				MASK CLKBUF	MASK REFAMP	MASK BG DIS	0		
0x0E	SYNC PIN EN	SPI SYNC	SPI SYNC EN				SEL	SE CLK EN		
0x11	0	0	SE A				0	AZ EN		
0x13	0	0 0 0				0	0	E-FUSE LD		
0x14	CUSTOM PAT [7:0]									
0x15	CUSTOM PAT [15:8]									
0x16		TEST PAT B			TEST PAT A		CUSTOM	PAT [17:16]		
0x18	0	0	0	DCLKIN EN	0	0	0	0		
0x19	FCLK SRC	0	0	FCLK DIV	0	0	FCLK EN	TOG FCLK		
0x1B	MAPPER EN	20B EN		BIT MAPPER RE	5	0	0	0		
0x1E	0	0	CMOS D	CLK DEL	0	0	0	0		
0x1F	LOW DR EN	DCLKIN EN	0	DCLK OB EN	2X DCLK	0	0	0		
0x20					PAT [7:0]					
0x21					AT [15:8]					
0x22	0	0	0	0			AT [19:16]			
0x24	0	0	CH AVG EN	DDC	MUX	DIG BYP	DDC EN	0		
0x25	DDC MUX EN		DECIMATION		REAL OUT	0	0	MIX PHASE		
0x26		SAIN A	MIX RES A	FS/4 MIX A	MIX C	SAIN B	MIX RES B	FS/4 MIX B		
0x27	0	0	0	OP ORDER A	Q-DEL A	FS/4 MIX PH A	0	0		
0x2A					A [7:0]					
0x2B					A [15:8]					
0x2C					[23:16]					
0x2D					[31:24]	I				
0x2E	0	0	0	OP ORDER B	Q-DEL B	FS/4 MIX PH B	0	0		
0x31					B [7:0]					
0x32					3 [15:8]					
0x33					[23:16]					
0x34					[31:24]					
0x390x60					MAPPER CHA					
0x610x88					MAPPER CHB					
0x8F	0	0	0	0	0	0	FORMAT A	0		
0x92	0	0	0	0	0	0	FORMAT B	0		



8.6.1 Detailed Register Description

図 8-52. Register 0x00

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	RESET
R/W-0							

表 8-15. Register 0x00 Field Descriptions

Bit Field Type Reset De		Description		
7-1	0	R/W	0	Must write 0
0	RESET	R/W	0	This bit resets all internal registers to the default values and self clears to 0.

図 8-53. Register 0x07

			 -	<u> </u>			
7	6	5	4	3	2	1	0
OP IF MAPPER			0	OP IF EN	OP IF SEL		
R/W-0	R/W-0 R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-16. Register 0x07 Field Descriptions

Bit	Field	Type	Reset Description		
DIL	rieia	Туре	Reset	Description	
7-5	OP IF MAPPER	R/W	000	Output interface mapper. This register contains the proper output interface bit mapping for the different interfaces. The interface bit mapping is internally loaded from e-fuses and also requires a fuse load command to go into effect (0x13, D0). Register 0x07 along with the E-Fuse Load (0x13, D0) needs to be loaded first in the programming sequence since the E-Fuse load resets the SPI writes. After initial reset the default output interface variant is loaded automatically from fuse internally. However when reading back this register reads 000 until a value is written using SPI. 001: 2-wire, 18 and 14-bit 010: 2-wire, 16-bit 011: 1-wire 100: 0.5-wire 101: DDR others: not used	
4	0	R/W	0	Must write 0	
3	OP IF EN	R/W	0	Enables changing the default output interface mode (D2-D0).	
2-0	OP IF SEL	R/W	000	Selection of the output interface mode. OP IF EN (D3) needs to be enabled also. After initial reset the default output interface is loaded automatically from fuse internally. However when reading back this register reads 000 until a value is written using SPI. 001: DDR CMOS 011: 2-wire 100: 1-wire 101: 0.5-wire others: not used	

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



図 8-54. Register 0x08

7	6	5 4		3	2	1	0
0	0	PDN CLKBUF	PDN REFAMP	0	PDN A	PDN B	PDN GLOBAL
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-17. Register 0x08 Field Descriptions

	20 m register exect rola 2000 phone										
Bit	Field	Туре	Reset	Description							
7-6	0	R/W	0	Must write 0							
5	PDN CLKBUF	R/W 0 Powers down sampling clock buffer 0: Clock buffer enabled 1: Clock buffer powered down R/W 0 Powers down internal reference gain amplifier 0: REFAMP enabled 1: REFAMP powered down		0: Clock buffer enabled							
4	PDN REFAMP			0: REFAMP enabled							
3	0	R/W	0	Must write 0							
2	PDN A	R/W	0	Powers down ADC channel A 0: ADC channel A enabled 1: ADC channel A powered down							
1	PDN B	R/W	0	Powers down ADC channel B 0: ADC channel B enabled 1: ADC channel B powered down							
0	PDN GLOBAL	R/W	0	Global power down via SPI 0: Global power disabled 1: Global power down enabled. Power down mask (register 0x0D) determines which internal blocks are powered down.							



図 8-55. Register 0x0A/B/C

7	6	5	4	3	2	1	0		
CMOS OB DIS [23:0]									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

表 8-18. Register 0x0A/B/C Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	CMOS OB DIS [23:0]	R/W	0	These register bits power down the individual CMOS output buffers. See 表 8-19 for the actual bit to pin mapping. Unused pins should be powered down (ie set to 1) for maximum power savings. Even though unused outputs don't toggle there is still a small amount of static power (< 1mA) that can be saved by disabling the output buffers. There is a separate control to enable the DCLKIN buffer in register 0x1F (D6) and 0x18 (D4). DCLK output buffer is powered down using register 0x1F (D4). NOTE: When using serial CMOS interface the CMOS output buffer (0x0A, D3 (DB1)) has to be powered down because it shares the pin with DCLKIN. 0: Output buffer enabled 1: Output buffer powered down

表 8-19. Output buffer enable bit mapping vs output interface mode

ADDRESS (HEX)	BIT	PIN NAME	DDR CMOS	SCMOS 2-w	SCMOS 1-w	SCMOS 1/2-w
	D7	DB5	DB5	DB5	-	-
	D6	DB4	DB4	-	-	-
	D5	-	-	-	-	-
0.04	D4	DB2	DB2	-	-	-
0x0A	D3	DB1	DB1	DCLKIN	DCLKIN	DCLKIN
	D2	DB0	DB0	-	-	-
	D1/D0	-	-	-	-	-
	Registe	r setting	0x23	0x7F	0xFF	0xFF
	D7	DA4	DA4	-	-	-
	D6	-	-	-	-	-
	D5	DA2	DA2	-	-	-
0x0B	D4	DA1	DA1	FCLK	FCLK	FCLK
UXUB	D3	DA0	DA0	-	-	-
	D2/D1	-	-	-	-	-
	D0	DB6	DB6	DB6	DB6	-
	Registe	r setting	0x46	0xEE	0xEE	0xEF
	D7/D6/D5/D4	-	-	-	-	-
	D3	DA3	DA3	-	-	-
0x0C	D2	DB3	DB3	-	-	-
UXUC	D1	DA6	DA6	DA6	DA6	DA6
	D0	DA5	DA5	DA5	-	-
	Registe	r setting	0xF0	0xFC	0xFD	0xFD

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



図 8-56. Register 0x0D (PDN GLOBAL MASK)

7	6	5	4	3	2	1	0
0	0	0	0	MASK CLKBUF	MASK REFAMP	MASK BG DIS	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-20. Register 0x0D Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	R/W	0	Must write 0
3	MASK CLKBUF	R/W	0	Global power down mask control for sampling clock input buffer. 0: Clock buffer will get powered down when global power down is exercised. 1: Clock buffer will NOT get powered down when global power down is exercised.
2	MASK REFAMP	R/W	0	Global power down mask control for reference amplifier. 0: Reference amplifier will get powered down when global power down is exercised. 1: Reference amplifier will NOT get powered down when global power down is exercised.
1	MASK BG DIS	R/W	0	Global power down mask control for internal 1.2V bandgap voltage reference. Setting this bit reduces power consumption in global power down mode but increases the wake up time. See the power down option overview. 0: Internal 1.2V bandgap voltage reference will NOT get powered down when global power down is exercised. 1: Internal 1.2V bandgap voltage reference will get powered down when global power down is exercised.
0	0	R/W	0	Must write 0



図 8-57. Register 0x0E

7	6	5	4	3	2	1	0
SYNC PIN EN	SPI SYNC	SPI SYNC EN	0	REF CTL	REF	SEL	SE CLK EN
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-21. Register 0x0E Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYNC PIN EN	R/W	0	This bit controls the functionality of the SYNC/PDN pin. 0: SYNC/PDN pin exercises global power down mode when pin is pulled high. 1: SYNC/PDN pin issues the SYNC command when pin is pulled high.
6	SPI SYNC	R/W	0	Toggling this bit issues the SYNC command using the SPI register write. SYNC using SPI must be enabled as well (D5). This bit doesn't self reset to 0. 0: Normal operation 1: SYNC command issued.
5	SPI SYNC EN	R/W	0	This bit enables synchronization using SPI instead of the SYNC/PDN pin. 0: Synchronization using SPI register bit disabled. 1: Synchronization using SPI register bit enabled.
4	0	R/W	0	Must write 0
3	REF CTL	R/W	0	This bit determines if the REFBUF pin controls the voltage reference selection or the SPI register (D2-D1). 0: The REFBUF pin selects the voltage reference option. 1: Voltage reference is selected using SPI (D2-D1) and single ended clock using D0.
2-1	REF SEL	R/W	Selects of the voltage reference option. REF CTRL set to 1. 00: Internal reference 01: External voltage reference (1.2V) using internal buffer (REFBUF) 10: External voltage reference 11: not used	
0	SE CLK EN	R/W	0	Selects single ended clock input and powers down the differential sampling clock input buffer. REF CRTL (D3) must be set to 1. 0: Differential clock input 1: Single ended clock input

図 8-58. Register 0x11

7	6	5	4	3	2	1	0
0	0	SE A	SE B	0	DLL PDN	0	AZ EN
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-22. Register 0x11 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	R/W	0	Must write 0
5	SE A	R/W	0	This bit enables single ended analog input, channel A. In this mode the SNR reduces by 3-dB. 0: Differential input 1: Single ended input
4	SE B	R/W	0	This bit enables single ended analog input, channel B. In this mode the SNR reduces by 3-dB. 0: Differential input 1: Single ended input
3	0	R/W	0	Must write 0
2	DLL PDN	R/W	0	This register applies ONLY to the ADC3643. It powers down the internal DLL, which is used to adjust the sampling time. This register must only be enabled when operating at sampling rates below 40 MSPS. When DLL PDN bit is enabled the sampling time is directly dependent on sampling clock duty cycle (with a 50/50 duty the sampling time is $T_{\rm S}/2$). 0: Sampling time is $T_{\rm S}/4$ 1: Sampling time is $T_{\rm S}/2$ (only for sampling rates below 40 MSPS).
1	0	R/W	0	Must write 0
0	AZ EN	R/W	0/1	This bit enables the internal auto-zero circuitry. It is enabled by default for the ADC3641/42 and disabled for the ADC3643. 0: Auto-zero disabled 1: Auto-zero enabled

図 8-59. Register 0x13

7	6	5	4	3	2	1	0
0	0	0	0	0	0		E-FUSE LD
R/W-0							

表 8-23. Register 0x13 Field Descriptions

Bit	Field	Туре	Reset	Description			
7-1	0	R/W	0	Must write 0			
0	E-FUSE LD	R/W	0	This register bit loads the internal bit mapping for different interfaces. After setting the interface in register 0x07, this E-FUSE LD bit needs to be set to 1 and reset to 0 for loading to go into effect. Register 0x07 along with the E-Fuse Load (0x13, D0) needs to be loaded first in the programming sequence since the E-Fuse load resets the SPI writes. 0: E-FUSE LOAD set 1: E-FUSE LOAD reset			



図 8-60. Register 0x14/15/16

7	6	5	4	3	2	1	0
CUSTOM PAT [7:0]							
	CUSTOM PAT [15:8]						
TEST PAT B TEST PAT A CUSTOM PAT [17:16]							PAT [17:16]
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-24. Register 0x14/15/16 Field Descriptions

Bit	Field	Туре	Reset	Description Description
7-0	CUSTOM PAT [17:0]	R/W	00000000	This register is used for two purposes: It sets the constant custom pattern starting from MSB It sets the RAMP pattern increment step size. 100001: Ramp pattern for 18-bit ADC 1001001: Ramp pattern for 16-bit ADC 100001: Ramp pattern for 14-bit ADC
7-5	TEST PAT B	R/W 000		Enables test pattern output mode for channel B (NOTE: The test pattern is set prior to the bit mapper and is based on native resolution of the ADC starting from the MSB). These work in either output format.
				000: Normal output mode (test pattern output disabled) 010: Ramp pattern: need to set proper increment using CUSTOM PAT register 011: Constant Pattern using CUSTOM PAT [17:0] in register 0x14/15/16. others: not used
4-2	TEST PAT A	R/W	000	Enables test pattern output mode for channel A (NOTE: The test pattern is set prior to the bit mapper and is based on native resolution of the ADC starting from the MSB). These work in either output format.
				000: Normal output mode (test pattern output disabled) 010: Ramp pattern: need to set proper increment using CUSTOM PAT register 011: Constant Pattern using CUSTOM PAT [17:0] in register 0x14/15/16. others: not used

図 8-61. Register 0x18

7	6	5	4	3	2	1	0
0	0	0	DCLKIN EN	0	0	0	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-25. Register 0x18 Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	R/W	0	Must write 0
4	DCLKIN EN	R/W		This bit enables the DCLKIN clock input buffer for serial CMOS modes. Also DCLKIN EN (0x1F, D6) needs to be set as well. 0: DCLKIN buffer powered down. 1: DCLKIN buffer enabled.
3-0	0	R/W	0	Must write 0

図 8-62. Register 0x19

				<u> </u>			
7	6	5	4	3	2	1	0
FCLK SRC	0	0	FCLK DIV	0	0	FCLK EN	TOG FCLK
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-26. Register 0x19 Field Descriptions

Bit	Field	Туре	Reset	Description
7	FCLK SRC	R/W	0	User has to select if FCLK signal comes from ADC or from DDC block. Here real decimation is treated same as bypass mode 0: FCLK generated from ADC. FCLK SRC set to 0 for DDC bypass, real decimation mode and 1/2-w complex decimation mode. 1: FCLK generated from DDC block. In complex decimation mode only this bit needs to be set for 2-w and 1-w output interface mode but NOT for 1/2-w mode.
6-5	0	R/W	0	Must write 0
4	FCLK DIV	R/W	0	This bit needs to be set to 1 for 2-w output mode in bypass mode only (non decimation). 0: All output interface modes except 2-w bypass mode 1: 2-w output interface mode.
3-2	0	R/W	0	Must write 0
1	FCLK EN	R/W	0	This bit enables FCLK output for CMOS output. 0: Data output pin is used for parallel output data. 1: Data output pin is used for FCLK output in serialized CMOS mode.
0	TOG FCLK	R/W	0	This bit adjusts the FCLK signal appropriately for 1/2-wire mode where FCLK is stretched to cover channel A and channel B. This bit ONLY needs to be set in 1/2-wire mode with complex decimation mode. 0: all other modes. 1: FCLK for 1/2-wire complex decimation mode.

表 8-27. Configuration of FCLK SRC and FCLK DIV Register Bits vs Serial Interface

BYPASS/DECIMATION	SERIAL INTERFACE	FCLK SRC	FCLK DIV	TOG FCLK
	2-wire	0	1	0
Decimation Bypass/ Real Decimation	1-wire	0	0	0
	1/2-wire	0	0	0
	2-wire	1	0	0
Complex Decimation	1-wire	1	0	0
	1/2-wire	0	0	1



図 8-63. Register 0x1B

7	6	5	4	3	2	1	0
MAPPER EN	20B EN	E	BIT MAPPER RES	3	0	0	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-28. Register 0x1B Field Descriptions

Bit	Field	Туре	Reset	Description
7	MAPPER EN	R/W	0	This bit enables changing the resolution of the output (including output serialization factor) in bypass mode only. This bit is not needed for 20-bit resolution output. 0: Output bit mapper disabled. 1: Output bit mapper enabled.
6	20B EN	R/W	0	This bit enables 20-bit output resolution which can be useful for very high decimation settings so that quantization noise doesn't impact the ADC performance. 0: 20-bit output resolution disabled. 1: 20-bit output resolution enabled.
5-3	BIT MAPPER RES	R/W	000	Sets the output resolution using the bit mapper. MAPPER EN bit (D6) needs to be enabled when operating in bypass mode 000: 18 bit 001: 16 bit 010: 14 bit all others, n/a
2-0	0	R/W	0	Must write 0

表 8-29. Register Settings for Output Bit Mapper vs Operating Mode

BYPASS/ DECIMATION	OUTPUT RESOLUTION	MAPPER EN (D7)	BIT MAPPER RES (D5-D3)
Decimation Bypass	Resolution Change	1	000: 18-bit
Real Decimation	Resolution Change (default 18-bit)	0	001: 16-bit
Complex Decimation	Nesolution Change (default 10-bit)	0	010: 14-bit

図 8-64. Register 0x1E

7	6	5 4		3	2	1	0
0	0	CMOS D	CMOS DCLK DEL		0	0	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-30. Register 0x1E Field Descriptions

Bit	Field	Туре	Reset	Description						
7-6	0	R/W	0	Must write 0						
5-4	CMOS DCLK DEL	R/W		These bits adjust the output timing of CMOS DCLK output. 00: no delay 01: DCLK advanced by 50 ps 10: DCLK delayed by 50 ps 11: DCLK delayed by 100 ps						
3-0	0	R/W	0	Must write 0						

図 8-65. Register 0x1F

7	6	5	4	3	2	1	0	
LOW DR EN	DCLKIN EN	0	DCLK OB EN	2X DCLK	0	0	0	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

表 8-31. Register 0x1F Field Descriptions

Bit	Field	Туре	Reset	Description
7	LOW DR EN	R/W	0	This bit impacts the output drive strength of the CMOS output buffers. It can be enabled at slow speeds in order to save power consumption but it will also degrade the rise and fall times. 0: Low drive strength disabled.1: Low drive strength enabled.
6	DCLKIN EN	R/W	0	This bit enables the DCLKIN clock input buffer for serial CMOS modes. Also DCLKIN EN (0x18, D4) needs to be set as well. 0: DCLKIN buffer powered down. 1: DCLKIN buffer enabled.
5	0	R/W	0	Must write 0
4	DCLK OB EN	R/W	1	This bit enables DCLK output buffer. 0: DCLK output buffer powered down. 1: DCLK output buffer enabled.
3	2X DCLK	R/W	0	This bit enables SDR output clocking with serial CMOS mode. When this mode is enabled, DCLKIN required is twice as fast and data is output only on rising edge of DCLK. 0: Serial data output on DCLK rising and falling edge. 1: Serial data output on DCLK rising edge only.
2-0	0	R/W	0	Must write 0

図 8-66. Register 0x20/21/22

— · · · · · · · · · · · · · · · · · · ·									
7	6	5	4	3	2	1	0		
	FCLK PAT [7:0]								
			FCLK PA	AT [15:8]					
0	0 0 0 0 FCLK PAT [19:16]								
R/W-0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0						

表 8-32. Register 0x20/21/22 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	FCLK PAT [19:0]	R/W	0xFFC00	These bits can adjust the duty cycle of the FCLK. In decimation bypass mode the FCLK pattern gets adjusted automatically for the different output resolutions. 表 8-33 shows the proper FCLK pattern values for 1-wire and 1/2-wire in real/complex decimation.

表 8-33. FCLK Pattern for different resolution based on interface

DECIMATION	OUTPUT RESOLUTION	2-WIRE	1-WIRE	1/2-WIRE	
	14-bit		0xFE000		
REAL DECIMATION	16-bit		0xFF000	Use Default	
REAL DECIMATION	18-bit	Use Default	0xFF800	Use Delault	
	20-bit		0xFFC00		
	14-bit				
COMPLEX	16-bit		0xFFFFF	0xFFFFF	
DECIMATION	18-bit		UXFFFF	UXFFFF	
	20-bit				



図 8-67. Register 0x24

7	6	5	4	3	2	1	0
0	0	CH AVG EN	DDC	MUX	DIG BYP	DDC EN	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-34. Register 0x24 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	R/W	0	Must write 0
5	CH AVG EN	R/W	0	Averages the output of ADC channel A and channel B together. The DDC MUX has to be enabled and set to '11'. The decimation filter needs to be enabled and set to bypass (fullrate output) or decimation and DIG BYP set to 1. 0: Channel averaging feature disabled 1: Output of channel A and channel B are averaged: (A+B)/2.
4-3	DDC MUX	R/W	0	Configures DDC MUX in front of the decimation filter. 00: ADC channel A connected to DDC A; ADC Channel B connected to DDC B 01: ADC channel A connected to DDC A and DDC B. 10: ADC channel B connected to DDC A and DDC B. 11: Output of ADC averaging block (see CH AVG EN) given to DDC A and DDC B.
2	DIG BYP	R/W	This bit needs to be set to enable digital features block whincludes decimation. 0: Digital feature block bypassed - lowest latency 1: Data path includes digital features	
1	DDC EN	R/W	0	Enables internal decimation filter for both channels 0: DDC disabled. 1: DDC enabled.
0	0	R/W	0	Must write 0




図 8-68. Register control for digital features



図 8-69. Register 0x25

7	6	5	4	3	2	1	0
DDC MUX EN	DC MUX EN DECIMATION			REAL OUT	0	0	MIX PHASE
R/W-0	R/W-0 R/W-0 R/W-0			R/W-0	R/W-0	R/W-0	R/W-0

表 8-35. Register 0x25 Field Descriptions

Bit	Field	Туре	Reset	Description
7	DDC MUX EN	R/W	0	Enables the digital mux between ADCs and decimation filters. This bit is required for DDC mux settings in register 0x024 (D4, D3) to go into effect. 0: DDC mux disabled 1: DDC mux enabled
6-4	DECIMATION	R/W	000	Complex decimation setting. This applies to both channels. 000: Bypass mode (no decimation) 001: Decimation by 2 010: Decimation by 4 011: Decimation by 8 100: Decimation by 16 101: Decimation by 32 others: not used
3	REAL OUT	R/W	0	This bit selects real output decimation. This mode applies to both channels. In this mode, the decimation filter is a low pass filter and no complex mixing is performed to reduce power consumption. For maximum power savings the NCO in this case should be set to 0. 0: Complex decimation 1: Real decimation
2-1	0	R/W	0	Must write 0
0	MIX PHASE	R/W	0	This bit used to invert the NCO phase 0: NCO phase as is. 1: NCO phase inverted.



図 8-70. Register 0x26

7	6	5	4	3	2	1	0
MIX G	SAIN A	MIX RES A	FS/4 MIX A	MIX G	AIN B	MIX RES B	FS/4 MIX B
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-36. Register 0x26 Field Descriptions

	I			
Bit	Field	Туре	Reset	Description
7-6	MIX GAIN A	R/W	00	This bit applies a 0, 3 or 6-dB digital gain to the output of digital mixer to compensate for the mixing loss for channel A. 00: no digital gain added 01: 3-dB digital gain added 10: 6-dB digital gain added 11: not used
5	MIX RES A	R/W	0	Toggling this bit resets the NCO phase of channel A and loads the new NCO frequency. This bit does not self reset.
4	FS/4 MIX A	R/W	0	Enables FS/4 mixing for DDC A (complex decimation only). 0: FS/4 mixing disabled. 1: FS/4 mixing enabled.
3-2	MIX GAIN B	R/W	00	This bit applies a 0, 3 or 6-dB digital gain to the output of digital mixer to compensate for the mixing loss for channel B. 00: no digital gain added 01: 3-dB digital gain added 10: 6-dB digital gain added 11: not used
1	MIX RES B	R/W	0	Toggling this bit resets the NCO phase of channel B and loads the new NCO frequency. This bit does not self reset.
0	FS/4 MIX B	R/W	0	Enables FS/4 mixing for DDC B (complex decimation only). 0: FS/4 mixing disabled. 1: FS/4 mixing enabled.

図 8-71. Register 0x27

7	6	5	4	3	2	1	0
0	0	0	OP ORDER A	Q-DEL A	FS/4 MIX PH A	0	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-37. Register 0x27 Field Descriptions

	Se of the global on a possibility							
Bit	Field	Туре	Reset	Description				
7-5	0	R/W	0	Must write 0				
4	OP ORDER A	R/W	0 Swaps the I and Q output order for channel A. See 表 recommended settings. Only used with complex decir to 0 with real decimation. 0: Output order is I[n], Q[n] 1: Output order is swapped: Q[n], I[n]					
3	Q-DEL A	R/W	0	This delays the Q-sample output of channel A by one. See 表 8-38 for recommended settings. Only used with complex decimation. Set to 0 with real decimation. 0: Output order is I[n], Q[n] 1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]				
2	FS/4 MIX PH A	R/W	0	Inverts the mixer phase for channel A when using FS/4 mixer 0: Mixer phase is non-inverted 1: Mixer phase is inverted				
1-0	0	R/W	0	Must write 0				

表 8-38. OP-ORDER and Q-DELAY Register Settings for Complex Decimation

		-
SCMOS INTERFACE	OP-ORDER	Q-DELAY
2-wire	1	0
1-wire	0	1
1/2-wire	1	1

図 8-72. Register 0x2A/B/C/D

7	6	5	4	4 3		1	0	
	NCO A [7:0]							
NCO A [15:8]								
	NCO A [23:16]							
	NCO A [31:24]							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

表 8-39. Register 0x2A/2B/2C/2D Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	NCO A [31:0]	R/W		Sets the 32 bit NCO value for decimation filter channel A. The NCO value is $f_{NCO} \times 2^{32}/FS$ In real decimation mode these registers are automatically set to 0.

図 8-73. Register 0x2E

7	6	5	4	3	2	1	0	
0	0	0	OP ORDER B	Q-DEL B	FS/4 MIX PH B	0	0	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

表 8-40. Register 0x2E Field Descriptions

Bit	Field	Туре	Reset	Description	
7-5	0	R/W	0	Must write 0	
4	OP ORDER B	R/W	0	Swaps the I and Q output order for channel B. See 表 8-38 for recommended settings. Only used with complex decimation. Set to 0 with real decimation. 0: Output order is I[n], Q[n] 1: Output order is swapped: Q[n], I[n]	
3	Q-DEL B	R/W	0	This delays the Q-sample output of channel B by one. See 表 8-38 for recommended settings. Only used with complex decimation. Set to 0 with real decimation. 0: Output order is I[n], Q[n] 1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]	
2	FS/4 MIX PH B	R/W	0	Inverts the mixer phase for channel B when using FS/4 mixer 0: Mixer phase is non-inverted 1: Mixer phase is inverted	
1-0	0	R/W	0	Must write 0	



		<u> </u>							
7	6	5	4	3	2	1	0		
NCO B [7:0]									
NCO B [15:8]									
	NCO B [23:16]								
NCO B [31:24]									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

表 8-41. Register 0x31/32/33/34 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	NCO B [31:0]	R/W		Sets the 32 bit NCO value for decimation filter channel B. The NCO value is $f_{NCO} \times 2^{32}/FS$ In real decimation mode these registers are automatically set to 0.

図 8-75. Register 0x39..0x60

7	6	5	4	3	2	1	0			
	OUTPUT BIT MAPPER CHA									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

表 8-42. Register 0x39..0x60 Field Descriptions

Bit	Field Type		Reset	Description
7-0	OUTPUT BIT MAPPER CHA	R/W	0	These registers are used to reorder the output data bus of
				channel A. See セクション 8.3.5.5 the on how to program it.

図 8-76. Register 0x61..88

7	6	5	4	3	2	1	0
OUTPUT BIT MAPPER CHB							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 8-43. Register 0x61..88 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OUTPUT BIT MAPPER CHB	R/W	0	These registers are used to reorder the output data bus of
				channel B. See セクション 8.3.5.5 the on how to program it.

Submit Document Feedback



図 8-77. Register 0x8F

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FORMAT A	0
R/W-0	R/W-0						

表 8-44. Register 0x8F Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	R/W	0	Must write 0
1	FORMAT A	R/W		This bit sets the output data format for channel A. Digital bypass register bit (0x24, D2) needs to be enabled as well. 0: 2s complement 1: Offset binary
0	0	R/W	0	Must write 0

図 8-78. Register 0x92

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FORMAT B	0
R/W-0	R/W-0						

表 8-45. Register 0x92 Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	R/W	0	Must write 0
1	FORMAT B	R/W	0	This bit sets the output data format for channel B. Digital bypass register bit (0x24, D2) needs to be enabled as well. 0: 2s complement 1: Offset binary
0	0	R/W	0	Must write 0

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Typical Application

A spectrum analyzer is a typical frequency domain application for the ADC364x and its front end circuitry is similar to several other systems such as software defined radio (SDR), radar or communications. Some applications require frequency coverage including DC or near DC (such as, sonar), so it is included in this example.




図 9-1. Typical configuration for a spectrum analyzer with DC support

9.1.1 Design Requirements

Frequency domain applications cover a wide range of frequencies from low input frequencies at or near DC in the 1st Nyquist zone to undersampling in higher Nyquist zones. If very low input frequency is supported then the input has to be DC coupled and the ADC driven by a fully differential amplifier (FDA). If low frequency support is not needed then AC coupling and use of a balun may be more suitable.

The internal reference is used since DC precision is not needed. However the ADC AC performance is highly dependent on the quality of the external clock source. If in-band interferers can be present then the ADC SFDR performance will be a key care about as well. A higher ADC sampling rate is desirable in order to relax the external anti-aliasing filter – an internal decimation filter can be used to reduce the digital output rate afterwards.

表 9-1. Design key care-abouts

FEATURE	DESCRIPTION
Signal Bandwidth	DC to 20 MHz
Input Driver	Single ended to differential signal conversion and DC coupling

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 9-1. Design key care-abouts (continued)

FEATURE	DESCRIPTION
Clock Source	External clock with low jitter

When designing the amplifier/filter driving circuit, the ADC input full-scale voltage needs to be taken into consideration. For example, the ADC364x input full-scale is 2.25 Vpp. When factoring in \sim 1 dB for insertion loss of the filter, then the amplifier needs to deliver close to 2.5 Vpp. The amplifier distortion performance will degrade with a larger output swing and considering the ADC common mode input voltage the amplifier may not be able to deliver the full swing. The ADC364x provides an output common mode voltage of 0.95V and the THS4541 for example can only swing within 250 mV of its negative supply. A unipolar 3.3 V amplifier power supply will thus limit the maximum voltage swing to \sim 2.8Vpp. Additionally input voltage protection diodes may be needed to protect the ADC from over-voltage events.

表 9-2. Output voltage swing of THS4541 vs power supply

DEVICE	MIN OUTPUT VOLTAGE	MAX SWING WITH 3.3 V/ 0 V SUPPLY
THS4541	VS- + 250 mV	2.8 Vpp

9.1.2 Detailed Design Procedure

9.1.2.1 Input Signal Path

Depending on desired input signal frequency range the THS4551 and THS4541 provide very good low power options to drive the ADC inputs. 表 9-3 provides a comparison between the THS4551 and THS4541 and the power consumption vs usable frequency trade off.

表 9-3. Fully Differential Amplifier Options

DEVICE	CURRENT (IQ) PER CHANNEL	USABLE FREQUENCY RANGE
THS4561	0.8 mA	< 3 MHz
THS4551	1.4 mA	< 10 MHz
THS4541	10 mA	< 70 MHz

The low pass filter design (topology, filter order) is driven by the application itself. However, when designing the low pass filter, the optimum load impedance for the amplifier should be taken into consideration as well. Between the low pass filter and the ADC input the sampling glitch filter needs to added as well as shown in セクション 8.3.1.2.1. In this example the DC - 30 MHz glitch filter is selected.

9.1.2.2 Sampling Clock

Applications operating with low input frequencies (such as DC to 20 MHz) typically are less sensitive to performance degradation due to clock jitter. The internal ADC aperture jitter improves with faster rise and fall times (i.e. square wave vs sine wave). 表 9-4 provides an overview of the estimated SNR performance of the ADC364x based on different amounts of jitter of the external clock source. The SNR is estimated based on ADC364x thermal noise of 79 dBFS and input signal at -1dBFS.

表 9-4. ADC SNR performance across vs input frequency for different amounts of external clock jitter

INPUT FREQUENCY	T _{J,EXT} = 100 fs	T _{J,EXT} = 250 fs	T _{J,EXT} = 500 fs	T _{J,EXT} = 1 ps
5 MHz	79.0	79.0	78.9	78.7
10 MHz	79.0	78.9	78.7	78.0
20 MHz	78.8	78.6	77.9	75.9

Termination of the clock input should be considered for long clock traces.


9.1.2.3 Voltage Reference

The ADC364x is configured to internal reference operation by applying 0.6 V to the REFBUF pin.



9.1.3 Application Curves

The following FFT plots show the performance of THS4541 driving the ADC364x operated at 65 MSPS with a full-scale input at -1 dBFS with input frequencies at 1, 5, 10 and 20 MHz.



9.2 Initialization Set Up

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in \boxtimes 9-6.

- 1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal bandgap reference will power up and settle out in ~ 2ms.
- 2. Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
- 3. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock cycles.
- 4. Begin programming using SPI interface.




図 9-6. Initialization of serial registers after power up

表 9-5. Power-up timing

	<u> </u>				
		MIN	TYP	MAX	UNIT
t ₁	Power-on delay: delay from power up to logic level of REFBUF pin	2			ms
t ₂	Delay from REFBUF pin logic level to RESET rising edge	100			ns
t ₃	RESET pulse width	1			us
t ₄	Delay from RESET disable to SEN active	~ 200000			clock cycles

9.2.1 Register Initialization During Operation

If required, the serial interface registers can be cleared and reset to default settings during operation either:

- through a hardware reset or
- by applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 0x00)
 high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low.
 In this case, the RESET pin is kept low.

After hardware or software reset the wait time is also ~ 200000 clock cycles before the SPI registers can be programmed.

9.3 Power Supply Recommendations

The ADC364x requires two different power-supplies. The AVDD rail provides power for the internal analog circuits and the ADC itself while the IOVDD rail powers the digital interface and the internal digital circuits like decimation filter or output interface mapper. Power sequencing is not required.

The AVDD power supply must be low noise in order to achieve data sheet performance. In applications operating near DC, the 1/f noise contribution of the power supply needs to be considered as well. The ADC is designed for very good PSRR which aides with the power supply filter design.




図 9-7. Power supply rejection ratio (PSRR) vs frequency

There are two recommended power-supply architectures:

- 1. Step down using high-efficiency switching converters, followed by a second stage of regulation using a low noise LDO to provide switching noise reduction and improved voltage accuracy.
- 2. Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach provides the best efficiency, but care must be taken to ensure switching noise is minimized to prevent degraded ADC performance.

TI WEBENCH Power Designer can be used to select and design the individual power-supply elements needed: see the WEBENCH Power Designer

Recommended switching regulators for the first stage include the TPS62821, and similar devices.

Recommended low dropout (LDO) linear regulators include the TPS7A4701, TPS7A90, LP5901, and similar devices.

For the switch regulator only approach, the ripple filter must be designed with a notch frequency that aligns with the switching ripple frequency of the DC/DC converter. Note the switching frequency reported from WEBENCH and design the EMI filter and capacitor combination to have the notch frequency centered as needed. \boxtimes 9-8 and \boxtimes 9-9 illustrate the two approaches.

AVDD and IOVDD supply voltages should not be shared in order to prevent digital switching noise from coupling into the analog signal chain.




図 9-8. Example: LDO Linear Regulator Approach




図 9-9. Example Switcher-Only Approach

9.4 Layout

9.4.1 Layout Guidelines

There are several critical signals which require specific care during board design:

- 1. Analog input and clock signals
 - Traces should be as short as possible and vias should be avoided where possible to minimize impedance discontinuities.
 - Traces should be routed using loosely coupled 100-Ω differential traces.
 - Differential trace lengths should be matched as close as possible to minimize phase imbalance and HD2 degradation.
- 2. Digital output interface
 - A 20 Ω series isolation resistor should be used on each CMOS output and placed close the digital output.
 This isolation resistor limits the output current into the capacitive load and thus minimizes the switching noise inside the ADC. When driving longer distances a buffer should be used. The resistor value should be optimized for the desired output data rate.
- 3. Voltage reference
 - The bypass capacitor should be placed as close to the device pins as possible and connected between VREF and REFGND on top layer avoiding vias.
 - Depending on configuration an additional bypass capacitor between REFBUF and REFGND may be recommended and should also be placed as close to pins as possible on top layer.
- 4. Power and ground connections
 - Provide low resistance connection paths to all power and ground pins.
 - Use power and ground planes instead of traces.

- Avoid narrow, isolated paths which increase the connection resistance.
- Use a signal/ground/power circuit board stackup to maximize coupling between the ground and power plane.

9.4.2 Layout Example

The following screen shot shows the top layer of the ADC364x EVM.

- Signal and clock inputs are routed as differential signals on the top layer avoiding vias.
- · Serial CMOS output interface lanes with isolation resistor and digital buffer.
- · Bypass caps are close to the VREF pin on the top layer avoiding vias.




図 9-10. Layout example: top layer of ADC364x EVM

10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 27-May-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC3641IRSBR	ACTIVE	WQFN	RSB	40	3000	RoHS & Green	(6) NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3641	Samples
ADC3641IRSBT	ACTIVE	WQFN	RSB	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3641	Samples
ADC3642IRSBR	ACTIVE	WQFN	RSB	40	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3642	Samples
ADC3642IRSBT	ACTIVE	WQFN	RSB	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3642	Samples
ADC3643IRSBR	ACTIVE	WQFN	RSB	40	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3643	Samples
ADC3643IRSBT	ACTIVE	WQFN	RSB	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3643	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 27-May-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC3641IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADC3642IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADC3643IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC3641IRSBR	WQFN	RSB	40	3000	350.0	350.0	43.0
ADC3642IRSBR	WQFN	RSB	40	3000	350.0	350.0	43.0
ADC3643IRSBR	WQFN	RSB	40	3000	350.0	350.0	43.0

5 x 5 mm, 0.4 mm pitch




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated