

ADC3908Dx および ADC3908Sx 8 ビット、25~125MSPS 低レイテンシ、低消費電力、小型、シングルおよびデュアル チャンネル ADC、入力バッファ内蔵

1 特長

- 最大 125MSPS のサンプリング レート
- レイテンシ: 1 クロック サイクル
- 低消費電力 (2 チャンネル):
 - 125MSPS で 90mW
 - 25MSPS で 56mW
 - PD モードで 3mW
- 小さい占有面積: 32-VQFN (4mm x 4mm)
- シングルまたはデュアル チャンネル ADC
- 内部基準電圧
- ミッシング コードなし、 ± 0.25 LSB INL
- バッファ付き、差動、またはシングル エンド入力
- 入力帯域幅: 150MHz (3dB)
- 1.8V 単一電源
 - オプションの 3.3V_{IO} 機能
- 産業用温度範囲: -40°C ~ 105°C
- パラレル (SDR、DDR) CMOS インターフェイス
- スペクトル性能 (FS_{CLK} = 125MSPS、f_{IN} = 5MHz):
 - 信号対雑音比: 49.8dBFS
 - SFDR: 60dBFS

2 アプリケーション

- 低レイテンシ制御ループ
- レーザー スキャナ
- 変位センサ
- 検出機器

3 概要

ADC3908Dx および ADC3908Sx は、超低消費電力、8 ビット、125MSPS の高速デュアルおよびシングル チャンネル A/D コンバータ ファミリです。待ち時間 (レイテンシ) がわずか 1 クロック サイクルと短いため、高速な制御ループを実現できます。ADC の消費電力はわずか 90mW (125MSPS 時) であり、サンプリング レートを下げること、消費電力を低減できます。

ADC3908Dx および ADC3908Sx は、パラレル DDR または SDR CMOS インターフェイスを使用してデータを出します。また、+1.8V または +3.3V で駆動可能で、さまざまなレシーバ要件に対応できます。アナログ入出力インターフェイスは、ピン制御 ([インターフェイス構成表](#)) を使用して簡単に構成できます。本デバイスは、8 ビットと 10 ビットの分解能と各種速度グレードがそろったピン互換の ADC ファミリです。このデバイスは 32 ピンの VQFN パッケージで供給され、-40 ~ +105°C の工業用温度範囲に対応します。

パッケージ情報


部品番号	パッケージ (1)	パッケージ サイズ (2)
ADC3908D025, 'D06 5, 'D125 ADC3908S025, 'S06 5, 'S125	VQFN (32)	4mm × 4mm

(1) 詳細については、[セクション 11](#) を参照してください。

(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

製品情報

型番 (c = #CH; sss = MSPS)	分解能	サンプリング レート (MSPS)
ADC3910csss	10 ビット	25, 65, 125
ADC3908csss	8 ビット	25, 65, 125



ブロック図



Table of Contents


1 特長	1	6.13 Typical Characteristics - 65MSPS.....	17
2 アプリケーション	1	6.14 Typical Characteristics - 125MSPS.....	20
3 概要	1	7 Detailed Description	24
4 Device Comparison	2	7.1 Overview.....	24
5 Pin Configuration and Functions	3	7.2 Functional Block Diagram.....	24
6 Specifications	5	7.3 Feature Description.....	26
6.1 Absolute Maximum Ratings.....	5	7.4 Device Functional Modes.....	31
6.2 ESD Ratings.....	5	8 Application Information Disclaimer	32
6.3 Recommended Operating Conditions.....	5	8.1 Typical Application.....	32
6.4 Thermal Information.....	5	8.2 Initialization Set Up.....	35
6.5 Electrical Characteristics - Power Consumption.....	6	8.3 Power Supply Recommendations.....	36
6.6 Electrical Characteristics - DC Specifications.....	6	8.4 Layout.....	37
6.7 Electrical Characteristics - AC Specifications (25 MSPS).....	9	9 Device and Documentation Support	39
6.8 Electrical Characteristics - AC Specifications (65 MSPS).....	10	9.1 ドキュメントの更新通知を受け取る方法.....	39
6.9 Electrical Characteristics - AC Specifications (125 MSPS).....	11	9.2 サポート・リソース.....	39
6.10 Timing Requirements.....	12	9.3 Trademarks.....	39
6.11 Output Interface Timing Diagram.....	13	9.4 静電気放電に関する注意事項.....	39
6.12 Typical Characteristics: 25MSPS.....	14	9.5 用語集.....	39
		10 Revision History	39
		11 Mechanical, Packaging, and Orderable Information	39

4 Device Comparison

表 4-1. Device Comparison Table

Device	Resolution (Bits)	Channels	Sample Rate (MSPS)	Control Interface	Digital Features
ADC3910D125	10	2	125	SPI Control	Full Features
ADC3910S125	10	1	125	SPI Control	Full Features
ADC3910D065	10	2	65	SPI Control	Full Features
ADC3910S065	10	1	65	SPI Control	Full Features
ADC3910D025	10	2	25	SPI Control	Full Features
ADC3910S025	10	1	25	SPI Control	Full Features
ADC3908D125	8	2	125	Pin Control	Not available
ADC3908S125	8	1	125	Pin Control	Not available
ADC3908D065	8	2	65	Pin Control	Not available
ADC3908S065	8	1	65	Pin Control	Not available
ADC3908D025	8	2	25	Pin Control	Not available
ADC3908S025	8	1	25	Pin Control	Not available

5 Pin Configuration and Functions



A. AGND is soldered to the thermal pad

図 5-1. RSM (VQFN) Package, 32-Pin (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
INPUT or REFERENCE			
INAP	10	I	Positive analog input, channel A
INAM	11	I	Negative analog input, channel A
INBP/NC	14	I	Positive analog input, channel B (NC on single channel device)
INBM/NC	15	I	Negative analog input, channel B (NC on single channel device)
VCM	7	O	Common-mode voltage output for the analog inputs, 1.25 V
CLOCK			
CLK	8	I	Sampling clock input for the ADC
CONFIGURATION			
RESET	9	I	Hardware reset. Active high. This pin has an internal 60 kΩ pull-down resistor.
M0	16	I	Default, internal 40 kΩ pull-down resistor. Tie to GND for dual channel devices or AVDD for single channel devices. This pin is used to configure default operating conditions. Interface configuration table
M1	18	I	Default, internal 40 kΩ pull-down resistor. This pin is used to configure default operating conditions. Interface configuration table
M2	19	I	Default, internal 40 kΩ pull-down resistor. This pin is used to configure default operating conditions. Interface configuration table
DIGITAL INTERFACE			

表 5-1. Pin Functions (続き)

PIN		TYPE	DESCRIPTION
NAME	NO.		
D0	32	O	Parallel CMOS digital lane output data.
D1	31	O	
D2	26	O	
D3	25	O	
D4	24	O	
D5	23	O	
D6	22	O	
D7	21	O	
DCLK	30	O	CMOS output for data bit clock.
DCLK	29	O	Inverse data bit clock for CMOS output data.
PDN	6	I	Default, pin has 60 kΩ pull-down. When PDN is pulled high device is put in a powerdown state.
POWER SUPPLY			
AVDD	12, 13	I	Analog 1.8 V power supply
GND	PowerPAD™	I	Analog Ground, 0 V
IOVDD	27	I	1.8 V power supply for digital interface
DGND	5, 28	I	Ground, 0 V for digital interface
OTHER			
NC	1, 2, 3, 4, 5, 17, 20	-	No connection. Connect to ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage range 1.8 V, AVDD		−0.3	2.1	V
Supply voltage range 1.8 V to 3.3 V, IOVDD		−0.3	3.6	
Supply voltage range, GND, DGND		−0.3	0.3	
Voltage applied to input pins	INAP/M, INBP/M, CLK	−0.3	2.1	
	RESET, PDN, M0, M1, M2	−0.3	2.1	
Junction temperature, T _J			125	°C
Storage temperature, T _{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Supply voltage range	Supply voltage range 1.8v	AVDD ⁽¹⁾	1.7	1.8	1.9	V
Supply voltage range		IOVDD ⁽¹⁾	1.7	1.8	1.9	V
Supply voltage range	Supply voltage range 3.3v	IOVDD ⁽¹⁾	3.2	3.3	3.4	V
T _A	Operating free-air temperature		−40		105	°C
T _J	Operating junction temperature				115 ⁽²⁾	°C

- (1) Measured to GND.
(2) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADC39xx	UNIT
		RSM (QFN)	
		32 Pins	
R _{ΘJA}	Junction-to-ambient thermal resistance	38.1	°C/W
R _{ΘJC(top)}	Junction-to-case (top) thermal resistance	37.2	°C/W
R _{ΘJB}	Junction-to-board thermal resistance	17.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	17.9	°C/W
R _{ΘJC(bot)}	Junction-to-case (bottom) thermal resistance	7.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics - Power Consumption

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, $AVDD = IOVDD = 1.8\text{ V}$, $F_{IN} = 5\text{ MHz}$, $A_{IN} = -1\text{ dBFS}$, Internal 1.2 V reference, 5 pF output load, and 50% clock duty cycle, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC3908D025						
I _{AVDD}	Analog supply current	F _s = 25MSPS, dual channel, DDR CMOS		28	31	mA
I _{IOVDD}	Digital supply current			3	9	mA
P _{DIS}	Power dissipation			56		mW
ADC3908S025						
I _{AVDD}	Analog supply current	F _s = 25MSPS, single channel, SDR CMOS		19	22	mA
I _{IOVDD}	Digital supply current			3	8	mA
P _{DIS}	Power dissipation			40		mW
ADC3908D065						
I _{AVDD}	Analog supply current	F _s = 65MSPS, dual channel, DDR CMOS		32	34	mA
I _{IOVDD}	Digital supply current			7	14	mA
P _{DIS}	Power dissipation			70		mW
ADC3908S065						
I _{AVDD}	Analog supply current	F _s = 65MSPS, single channel, SDR CMOS		21	24	mA
I _{IOVDD}	Digital supply current			6	13	mA
P _{DIS}	Power dissipation			49		mW
ADC3908D125						
I _{AVDD}	Analog supply current	F _s = 125MSPS, dual channel, DDR CMOS		38	40	mA
I _{IOVDD}	Digital supply current			12	21	mA
P _{DIS}	Power dissipation			90		mW
ADC3908S125						
I _{AVDD}	Analog supply current	F _s = 125MSPS, single channel, SDR CMOS		24	27	mA
I _{IOVDD}	Digital supply current			10	18	mA
P _{DIS}	Power dissipation			61		mW
Power down						
P _{DIS}	Power consumption in power down			3		mW

6.6 Electrical Characteristics - DC Specifications

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, 50% clock duty cycle, $AVDD = IOVDD = 1.8\text{ V}$, Internal 1.2 V reference, and -1 dBFS differential input, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC ACCURACY (25 MSPS)						
No missing codes			8			bits
DNL	Differential nonlinearity		-0.35	± 0.15	+0.35	LSB
INL	Integral nonlinearity		-0.6	± 0.25	+0.6	LSB
V_{OS_ERR}	Offset error		-2.75	± 1	+2.75	LSB
V_{OS_DRIFT}	Offset drift over temperature			0.001		LSB/ $^\circ\text{C}$
$GAIN_{ERR}$	Gain error	Internal Reference		± 0.8		%FSR
$GAIN_{DRIFT}$	Gain drift over temperature	Internal Reference		-102		ppm/ $^\circ\text{C}$
DC ACCURACY (65 MSPS)						
No missing codes			8			bits

6.6 Electrical Characteristics - DC Specifications (続き)

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, 50% clock duty cycle, $AVDD = IOVDD = 1.8\text{ V}$, Internal 1.2 V reference, and -1-dBFS differential input, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DNL	Differential nonlinearity		-0.35	± 0.15	+0.35	LSB
INL	Integral nonlinearity		-0.6	± 0.25	+0.6	LSB
V_{OS_ERR}	Offset error		-2.75	± 1	-2.75	LSB
V_{OS_DRIFT}	Offset drift over temperature			0.001		LSB/ $^\circ\text{C}$
$GAIN_{ERR}$	Gain error	Internal Reference		± 0.8		%FSR
$GAIN_{DRIFT}$	Gain drift over temperature	Internal Reference		-102		ppm/ $^\circ\text{C}$
DC ACCURACY (125 MSPS)						
No missing codes			8			bits
DNL	Differential nonlinearity		-0.35	± 0.15	+0.35	LSB
INL	Integral nonlinearity		-0.6	± 0.25	+0.6	LSB
V_{OS_ERR}	Offset error		-2.75	± 1	2.75	LSB
V_{OS_DRIFT}	Offset drift over temperature			0.001		LSB/ $^\circ\text{C}$
$GAIN_{ERR}$	Gain error	Internal Reference		± 0.8		%FSR
$GAIN_{DRIFT}$	Gain drift over temperature	Internal Reference		-102		ppm/ $^\circ\text{C}$
ADC ANALOG INPUT (INAP/M, INBP/M)						
FS	Input full scale	Differential		1.9		V _{pp}
		Single-ended		0.95		V _{pp}
C_{IN}	Differential input Capacitance	$F_{IN} = 100\text{ kHz}$		7		pF
V_{CM}	Input common mode voltage		$V_{OCM} - 50\text{mV}$	1.275	$V_{OCM} + 50\text{mV}$	V
V_{OCM}	Output common mode voltage			1.25		V
BW	Analog Input Bandwidth (-3dB)			150		MHz
CLOCK INPUT						
Input clock frequency		ADC3908D125, ADC3908S125	5		125	MHz
		ADC3908D065, ADC3908S065	5		65	MHz
		ADC3908D025, ADC3908S025	5		25	MHz
V_{IH}	High level input voltage		$AVDD - 0.3$	1.8		V _{pp}
V_{IL}	Low level input voltage			0	$AVSS + 0.3$	V
C_{IN}	Input capacitance			0.5		pF
Clock duty cycle			45	50	55	%
DIGITAL INPUTS (RESET, PDN, M0, M1, M2)						
V_{IH}	High level input voltage		1.4			V
V_{IL}	Low level input voltage				0.4	V
I_{IH}	High level input current			90	150	μA
I_{IL}	Low level input current		-150	-90		μA
C_I	Input capacitance			1.5		pF
DIGITAL CMOS OUTPUTS (D0:D07)						
Output data rate		per CMOS output pin			250	Mbps
V_{OH}	High level output voltage	$I_{LOAD} = -400\text{ uA}$	$IOVDD - 0.1$	$IOVDD$		V

6.6 Electrical Characteristics - DC Specifications (続き)

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, 50% clock duty cycle, $AVDD = IOVDD = 1.8\text{ V}$, Internal 1.2 V reference, and –1-dBFS differential input, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Low level output voltage	$I_{LOAD} = 400\text{ }\mu\text{A}$			0.1	V

6.7 Electrical Characteristics - AC Specifications (25 MSPS)

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, $AVDD = IOVDD = 1.8\text{ V}$, $FS_{CLK} = 25\text{ MSPS}$, $F_{IN} = 5\text{ MHz}$, $A_{IN} = -1\text{ dBFS}$, Internal 1.2 V reference, and 50% clock duty cycle, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NSD	Noise Spectral Density	$f_{IN} = 10\text{ MHz}$, $A_{IN} = -20\text{ dBFS}$		-120.8		dBFS/Hz
SNR	Signal to noise ratio, excluding DC, HD2 to HD5	$f_{IN} = 1.1\text{ MHz}$		49.9		dBFS
		$f_{IN} = 5\text{ MHz}$	48	49.9		
		$f_{IN} = 10\text{ MHz}$		49.9		
		$f_{IN} = 20\text{ MHz}$		49.9		
SINAD	Signal to noise and distortion ratio, excluding DC offset	$f_{IN} = 1.1\text{ MHz}$		49.6		dBFS
		$f_{IN} = 5\text{ MHz}$		49.7		
		$f_{IN} = 10\text{ MHz}$		49.7		
		$f_{IN} = 20\text{ MHz}$		49.7		
ENOB	Effective number of bits, excluding DC offset	$f_{IN} = 1.1\text{ MHz}$		8.0		Bit
		$f_{IN} = 5\text{ MHz}$		8.0		
		$f_{IN} = 10\text{ MHz}$		8.0		
		$f_{IN} = 20\text{ MHz}$		8.0		
THD	Total Harmonic Distortion (First five harmonics)	$f_{IN} = 1.1\text{ MHz}$		-61		dBc
		$f_{IN} = 5\text{ MHz}$		-63		
		$f_{IN} = 10\text{ MHz}$		-63		
		$f_{IN} = 20\text{ MHz}$		-64		
SFDR	Spur free dynamic range including second and third harmonic	$f_{IN} = 1.1\text{ MHz}$		63		dBFS
		$f_{IN} = 5\text{ MHz}$	60	65		
		$f_{IN} = 10\text{ MHz}$		64		
		$f_{IN} = 20\text{ MHz}$		64		
SPUR	Spur free dynamic range (excluding DC, HD2, HD3)	$f_{IN} = 1.1\text{ MHz}$		67		dBFS
		$f_{IN} = 5\text{ MHz}$	63	68		
		$f_{IN} = 10\text{ MHz}$		68		
		$f_{IN} = 20\text{ MHz}$		68		
IMD3	Two tone inter-modulation distortion	$f_{IN} = 8/10\text{ MHz}$, $A_{IN} = -7\text{ dBFS/tone}$		-91		dBc
XTALK	Channel-to-channel crosstalk	Aggressor = 1.1 MHz		107		dBFS
		Aggressor = 10 MHz		97		
		Aggressor = 20 MHz		93		

6.8 Electrical Characteristics - AC Specifications (65 MSPS)

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, $AVDD = IOVDD = 1.8\text{ V}$, $FS_{CLK} = 65\text{ MSPS}$, $F_{IN} = 5\text{ MHz}$, $A_{IN} = -1\text{ dBFS}$, Internal 1.2 V reference, and 50% clock duty cycle, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NSD	Noise Spectral Density	$f_{IN} = 10\text{ MHz}$, $A_{IN} = -20\text{ dBFS}$		-125.0		dBFS/Hz
SNR	Signal to noise ratio, excluding DC, HD2 to HD5	$f_{IN} = 1.1\text{ MHz}$		49.8		dBFS
		$f_{IN} = 5\text{ MHz}$	47	49.8		
		$f_{IN} = 10\text{ MHz}$		49.8		
		$f_{IN} = 20\text{ MHz}$		49.8		
		$f_{IN} = 40\text{ MHz}$		49.8		
		$f_{IN} = 70\text{ MHz}$		49.8		
SINAD	Signal to noise and distortion ratio, excluding DC offset	$f_{IN} = 1.1\text{ MHz}$		49.6		dBFS
		$f_{IN} = 5\text{ MHz}$		49.7		
		$f_{IN} = 10\text{ MHz}$		49.7		
		$f_{IN} = 20\text{ MHz}$		49.7		
		$f_{IN} = 40\text{ MHz}$		49.6		
		$f_{IN} = 70\text{ MHz}$		49.6		
ENOB	Effective number of bits, excluding DC offset	$f_{IN} = 1.1\text{ MHz}$		8.0		Bit
		$f_{IN} = 5\text{ MHz}$		8.0		
		$f_{IN} = 10\text{ MHz}$		8.0		
		$f_{IN} = 20\text{ MHz}$		8.0		
		$f_{IN} = 40\text{ MHz}$		8.0		
		$f_{IN} = 70\text{ MHz}$		8.0		
THD	Total Harmonic Distortion (First five harmonics)	$f_{IN} = 1.1\text{ MHz}$		-61		dBc
		$f_{IN} = 5\text{ MHz}$		-63		
		$f_{IN} = 10\text{ MHz}$		-63		
		$f_{IN} = 20\text{ MHz}$		-64		
		$f_{IN} = 40\text{ MHz}$		-62		
		$f_{IN} = 70\text{ MHz}$		-61		
SFDR	Spur free dynamic range including second and third harmonic	$f_{IN} = 1.1\text{ MHz}$		62		dBFS
		$f_{IN} = 5\text{ MHz}$	60	64		
		$f_{IN} = 10\text{ MHz}$		64		
		$f_{IN} = 20\text{ MHz}$		65		
		$f_{IN} = 40\text{ MHz}$		63		
		$f_{IN} = 70\text{ MHz}$		62		
SPUR	Spur free dynamic range (excluding DC, HD2, HD3)	$f_{IN} = 1.1\text{ MHz}$		68		dBFS
		$f_{IN} = 5\text{ MHz}$	61	68		
		$f_{IN} = 10\text{ MHz}$		68		
		$f_{IN} = 20\text{ MHz}$		68		
		$f_{IN} = 40\text{ MHz}$		68		
		$f_{IN} = 70\text{ MHz}$		68		
IMD3	Two tone inter-modulation distortion	$f_{IN} = 8/10\text{ MHz}$, $A_{IN} = -7\text{ dBFS/ tone}$		-91		dBc
XTALK	Channel-to-channel crosstalk	Aggressor = 1.1 MHz		106		dBFS
		Aggressor = 10 MHz		102		
		Aggressor = 20 MHz		97		

6.9 Electrical Characteristics - AC Specifications (125 MSPS)

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, $AVDD = IOVDD = 1.8\text{ V}$, $FS_{CLK} = 125\text{ MSPS}$, $F_{IN} = 5\text{ MHz}$, $A_{IN} = -1\text{ dBFS}$, Internal 1.2 V reference, and 50% clock duty cycle, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NSD	Noise Spectral Density	$f_{IN} = 10\text{ MHz}$, $A_{IN} = -20\text{ dBFS}$		-127.8		dBFS/Hz
SNR	Signal to noise ratio, excluding DC, HD2 to HD5	$f_{IN} = 1.1\text{ MHz}$		49.8		dBFS
		$f_{IN} = 5\text{ MHz}$	48	49.8		
		$f_{IN} = 10\text{ MHz}$		49.8		
		$f_{IN} = 20\text{ MHz}$		49.8		
		$f_{IN} = 40\text{ MHz}$		49.8		
		$f_{IN} = 70\text{ MHz}$		49.8		
SINAD	Signal to noise and distortion ratio, excluding DC offset	$f_{IN} = 1.1\text{ MHz}$		49.6		dBFS
		$f_{IN} = 5\text{ MHz}$		49.5		
		$f_{IN} = 10\text{ MHz}$		49.5		
		$f_{IN} = 20\text{ MHz}$		49.6		
		$f_{IN} = 40\text{ MHz}$		49.7		
		$f_{IN} = 70\text{ MHz}$		49.4		
ENOB	Effective number of bits, excluding DC offset	$f_{IN} = 1.1\text{ MHz}$		8.0		Bit
		$f_{IN} = 5\text{ MHz}$		8.0		
		$f_{IN} = 10\text{ MHz}$		8.0		
		$f_{IN} = 20\text{ MHz}$		8.0		
		$f_{IN} = 40\text{ MHz}$		8.0		
		$f_{IN} = 70\text{ MHz}$		8.0		
THD	Total Harmonic Distortion (First five harmonics)	$f_{IN} = 1.1\text{ MHz}$		-61		dBc
		$f_{IN} = 5\text{ MHz}$		-59		
		$f_{IN} = 10\text{ MHz}$		-60		
		$f_{IN} = 20\text{ MHz}$		-61		
		$f_{IN} = 40\text{ MHz}$		-64		
		$f_{IN} = 70\text{ MHz}$		-59		
SFDR	Spur free dynamic range including second and third harmonic	$f_{IN} = 1.1\text{ MHz}$		62		dBFS
		$f_{IN} = 5\text{ MHz}$	56	60		
		$f_{IN} = 10\text{ MHz}$		61		
		$f_{IN} = 20\text{ MHz}$		63		
		$f_{IN} = 40\text{ MHz}$		65		
		$f_{IN} = 70\text{ MHz}$		60		
SPUR	Spur free dynamic range (excluding DC, HD2, HD3)	$f_{IN} = 1.1\text{ MHz}$		68		dBFS
		$f_{IN} = 5\text{ MHz}$	61	68		
		$f_{IN} = 10\text{ MHz}$		68		
		$f_{IN} = 20\text{ MHz}$		68		
		$f_{IN} = 40\text{ MHz}$		68		
		$f_{IN} = 70\text{ MHz}$		68		
IMD3	Two tone inter-modulation distortion	$f_{IN} = 8/10\text{ MHz}$, $A_{IN} = -7\text{ dBFS/tone}$		-86		dBc
XTALK	Channel-to-channel crosstalk	Aggressor = 1.1 MHz		102		dBFS
		Aggressor = 10 MHz		90		
		Aggressor = 20 MHz		98		

6.10 Timing Requirements

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages. Typical values are specified at $T_A = 25^\circ\text{C}$, ADC sampling rate = 125 MSPS, 50% clock duty cycle, $AVDD = IOVDD = 1.8\text{ V}$, Internal 1.2 V reference, 5 pF output load, and -1-dBFS differential input, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
ADC TIMING SPECIFICATIONS						
t _{AD}	Aperture Delay		0.5			ns
t _A	Aperture Jitter	square wave clock with fast edges	250			fs
t _{ACQ}	Signal acquisition period, referenced to sampling clock falling edge		-T _S /5			Sampling Clock Period
t _{CONV}	Signal conversion period, referenced to sampling clock falling edge	F _s = 25 MSPS	5.5			ns
		F _s = 65 MSPS	5.5			ns
		F _s = 125 MSPS	5.5			ns
Wake up time	Time to valid data after coming out of power down. Internal reference.		30			us
ADC Latency	Signal input to data output	DDR	1			ADC clock cycles
		SDR	1			
INTERFACE TIMING - DDR CMOS						
t _{PD}	Propagation delay: sampling clock falling edge to DCLK rising edge		T _s /4 + 3			ns
t _{DE}	DCLK edge to previous data transition	F _s = 25 MSPS	-10	-9		ns
		F _s = 65 MSPS	-3.8	-3.4		
		F _s = 125 MSPS	-2	-1.8		
t _{DL}	DCLK edge to next data transition	F _s = 25 MSPS	9	10		
		F _s = 65 MSPS	3.4	3.8		
		F _s = 125 MSPS	1.8	2		
INTERFACE TIMING - SDR CMOS						
t _{PD}	Propagation delay: sampling clock falling edge to DCLK rising edge		T _s /4 + 3			ns
t _{DE}	DCLK edge to previous data transition	F _s = 25 MSPS	-20	-18		ns
		F _s = 65 MSPS	-7.6	-6.9		
		F _s = 125 MSPS	-4	-3.6		
t _{DV}	DCLK edge to next data transition	F _s = 25 MSPS	18	20		
		F _s = 65 MSPS	6.9	7.7		
		F _s = 125 MSPS	3.6	4		

6.11 Output Interface Timing Diagram




図 6-1. Timing Diagram: Dual CH, DDR (Default: 8 Lanes)




図 6-2. Timing Diagram: Single CH (CHA), SDR (Default: 8 Lanes)

6.12 Typical Characteristics: 25MSPS

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 25MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




Figure 6-3. Single Tone FFT at $F_{IN} = 1\text{MHz}$




Figure 6-4. Single Tone FFT at $F_{IN} = 1\text{MHz}$, Single-ended Input




Figure 6-5. Single Tone FFT at $F_{IN} = 10\text{MHz}$




Figure 6-6. Two Tone FFT at $F_{IN} = 8/10\text{MHz}$




Figure 6-7. AC Performance vs Input Frequency




Figure 6-8. AC Performance vs Input Amplitude

6.12 Typical Characteristics: 25MSPS (continued)

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 25MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




Figure 6-9. AC Performance vs Sampling Rate




Figure 6-10. Crosstalk vs Input Frequency




Figure 6-11. AC Performance vs $AVDD$




Figure 6-12. AC Performance vs VCM vs Temperature




Figure 6-13. INL vs ADC Code




Figure 6-14. DNL vs ADC Code

6.12 Typical Characteristics: 25MSPS (continued)

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 25MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




図 6-15. Pulse Response




図 6-16. Current vs Sampling Rate




図 6-17. Current vs Temperature





図 6-18. I_{IOVDD} Current vs Load Capacitance


6.13 Typical Characteristics - 65MSPS

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 65 MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




SNR = 49.7dBFS, SFDR = 61dBc, Non-HD23 = 70dBFS

図 6-19. Single Tone FFT at $F_{IN} = 1\text{MHz}$




SNR = 49.6dBFS, SFDR = 63dBc, Non-HD23 = 72dBFS

図 6-20. Single Tone FFT at $F_{IN} = 1\text{MHz}$, Single-ended input




SNR = 49.8dBFS, SFDR = 64dBc, Non-HD23 = 70dBFS

図 6-21. Single Tone FFT at $F_{IN} = 10\text{MHz}$



SNR = 49.9dBFS, SFDR = 64dBc, Non-HD23 = 69dBFS

図 6-22. Single Tone FFT at $F_{IN} = 40\text{MHz}$



$A_{IN} = -7\text{dBFS/tone}$, $\text{IMD3} = -93\text{dBc}$

図 6-23. Two Tone FFT at $F_{IN} = 8/10\text{MHz}$






図 6-24. AC Performance vs Input Frequency

6.13 Typical Characteristics - 65MSPS (continued)


Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 65 MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




6-25. AC Performance vs Input Amplitude




6-26. AC Performance vs Sampling Rate




6-27. Crosstalk vs Input Frequency



6-28. AC Performance vs AVDD



6-29. AC Performance vs VCM vs Temperature



6-30. INL vs ADC Code

6.13 Typical Characteristics - 65MSPS (continued)

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 65 MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




Figure 6-31. DNL vs ADC Code




Figure 6-32. Pulse Response




Figure 6-33. Current vs Sampling Rate




Figure 6-34. Current vs Temperature




Figure 6-35. I_{OVDD} Current vs Load Capacitance

6.14 Typical Characteristics - 125MSPS

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 125MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




図 6-36. Single Tone FFT at $F_{IN} = 10\text{MHz}$




図 6-37. Single Tone FFT at $F_{IN} = 5\text{MHz}$, Single-ended input




図 6-38. Single Tone FFT at $F_{IN} = 40\text{MHz}$




図 6-39. Single Tone FFT at $F_{IN} = 70\text{MHz}$




図 6-40. Single Tone FFT at $F_{IN} = 90\text{MHz}$





図 6-41. Two Tone FFT at $F_{IN} = 8/10\text{MHz}$


6.14 Typical Characteristics - 125MSPS (continued)

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 125MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




$A_{IN} = -7\text{dBFS}/\text{tone}$, $\text{IMD3} = -87\text{dBc}$

Figure 6-42. Two Tone FFT at $F_{IN} = 90/92\text{MHz}$



$F_{IN} = 5\text{MHz}$

Figure 6-44. AC Performance vs Input Amplitude



$A_{IN} = -1\text{dBFS}$ on aggressor channel

Figure 6-46. Crosstalk vs Input Frequency






Figure 6-43. AC Performance vs Input Frequency



$F_{IN} = 10\text{MHz}$

Figure 6-45. AC Performance vs Sampling Rate



$F_{IN} = 5\text{MHz}$

Figure 6-47. AC Performance vs AVDD

6.14 Typical Characteristics - 125MSPS (continued)

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 125MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.




Figure 6-48. AC Performance vs VCM vs Temperature




Figure 6-49. INL vs ADC Code




Figure 6-50. DNL vs ADC Code




Figure 6-51. Pulse Response




Figure 6-52. Current vs Sampling Rate





Figure 6-53. Current vs Temperature

6.14 Typical Characteristics - 125MSPS (continued)

Typical values at $T_A = 25^\circ\text{C}$, ADC sampling rate = 125MSPS, $A_{IN} = -1\text{dBFS}$, differential input, $AVDD = IOVDD = 1.8\text{V}$, internal 1.2V voltage reference, unless otherwise noted.



6-54. I_{OVDD} Current vs Load Capacitance

7 Detailed Description

7.1 Overview

The ADC3908Dx および ADC3908Sx is a low noise, ultra-low power 8-bit high-speed single and dual channel ADC family supporting sampling rates up to 125MSPS. With the inherent low latency architecture, the digital output result is available after only one clock cycle. The ADC has buffered analog inputs which eases design by isolating the input from the ADC sampling operation. The ADC3908Dx および ADC3908Sx is equipped with an on-chip internal reference buffer and supports either single ended or differential input signaling.

The CMOS output data interface is configured as parallel DDR for dual channel devices and SDR for single channel devices with the option of 1.8V or 3.3V logic. The device supports 2's Complement or Offset Binary format options. The ADC3908Dx および ADC3908Sx offers $\overline{\text{DCLK}}$ as an alternate data clock for receivers that can not capture on the DCLK falling edge when using DDR interface. 表 7-1 shows the pin mapping to supply.

表 7-1. Device Pin to Supply Mapping

Power Supply	Device Pins
AVDD	CLK, INxP M, RESET, M0, M1, M2, PDN
IOVDD	D0-D7, DCLK, $\overline{\text{DCLK}}$

7.2 Functional Block Diagram





図 7-1. Dual Channel Device



7-2. Single Channel Device

7.3 Feature Description

7.3.1 Analog Input

The analog inputs of ADC3908Dx および ADC3908Sx supports differential and single-ended configuration, with support for AC coupling and DC coupling. Analog inputs are designed for an input common mode voltage of 1.25V which must be provided externally on each input pin. DC-coupled input signals must have a common mode voltage that meets the device input common mode voltage range.

The ADC3908Dx および ADC3908Sx has buffered analog inputs which eases design by isolating the input from the ADC sampling operation.

7.3.1.1 Single Ended Input

The ADC3908Dx および ADC3908Sx can be configured to operate in single ended mode using just the positive signal input. This operating mode must be enabled via pin control ([Interface configuration table](#)). The single ended signal is connected to the positive input of the ADC and negative input must be biased to V_{CM} as shown in [図 7-3](#).




図 7-3. Single ended analog input: AC coupled (left) and DC coupled (right)

7.3.1.2 Differential Input

The ADC3908Dx および ADC3908Sx supports differential mode with a swing of $1.9V_{PP}$ as shown in [図 7-4](#). This operating mode must be enabled via pin control ([Interface configuration table](#)).





図 7-4. Differential analog input: AC coupled (left) and DC coupled (right)

7.3.1.3 Analog Input Bandwidth

[図 7-5](#) shows the analog full power input bandwidth. The -3dB bandwidth is approximately 150MHz.



7-5. ADC Analog Input Bandwidth Response

7.3.2 Sampling Clock Input

The ADC3908Dx および ADC3908Sx has a single-ended sampling clock input. To maximize the ADC SNR performance, the external sampling clock should have low jitter with a high slew rate. The ADC3908Dx および ADC3908Sx can be AC or DC coupled externally. When AC coupling, sampling clock needs to have a resistor divider such that the center voltage is around 0.9V and when DC coupling the sampling clock, center voltage needs to be around 0.9V as shown in [図 7-6](#).




図 7-6. Sampling clock configuration: AC coupled (left) and DC coupled (right)

7.3.3 Digital Interface

The ADC3908Dx および ADC3908Sx family supports parallel CMOS output modes - DDR (double data rate) and SDR (single data rate) output formats for dual and single channel devices, respectively. The output data can be configured to 2's complement (default) or offset binary via pin control ([Interface configuration table](#)). The device generates an output data clock and inverse data clock. For receivers that cannot use falling edge of data clock, inverse data clock can be used to clock data.

7.3.3.1 Test Pattern

The ADC3908Dx および ADC3908Sx has a static test pattern that can be enabled via pin control (see [Interface Configuration Table](#)). The test pattern splits each channel data into two groups, upper (D7:D4) and lower (D3:D0) bits. Each group has a value of all zeros or a value of all 1s. [図 7-7](#) shows how test pattern is implemented for dual channel. [図 7-8](#) shows how test pattern is implemented for single channel.




図 7-7. Dual Channel, Test Pattern




図 7-8. Single Channel, Test Pattern

7.3.3.2 Interface Configuration using Pin Control

The ADC3908Dx および ADC3908Sx analog input and output interface is configured via pin control only. Pins M0, M1, and M2 can either be pulled high to AVDD, pulled low to GND or intermediate voltages in between. [Interface Configuration Table](#) shows configuration options.

表 7-2. Interface Configuration

Pin Name	Description	GND	0.5V	1V	AVDD
M0	CMOS interface	DDR (dual channel only)			SDR (single channel only)
M1	Output data	ADC data			Test Pattern
M2	Analog input	Differential input		Single-ended input	
	Output data format	2's Complement	Offset binary	2's Complement	Offset binary

7.4 Device Functional Modes

7.4.1 Normal Operation

In normal operating mode, the entire ADC full scale range gets converted to a digital output with 8-bit resolution. The output is available in as little as 1 clock cycle on the digital CMOS outputs.

7.4.2 Power Down

The ADC3908Dx および ADC3908Sx can be put into power down mode when PDN pin is pulled high.

8 Application Information Disclaimer

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Typical Application

A digitizer is a typical time domain application for the ADC3908D125. The front end circuitry is similar to several other systems such as oscilloscopes, distance meters, laser scanners or other hand held test equipment.




図 8-1. Typical configuration for a time domain digitizer

8.1.1 Design Requirements

Time domain applications cover a wide range of frequencies from low input frequencies at or near DC in the 1st Nyquist zone. If a low input frequency is supported, then the input has to be DC coupled and the ADC driven by a fully differential amplifier (FDA).

The ADC performance is highly dependent on the quality of the external clock source. A higher ADC sampling rate is desirable to relax the external anti-aliasing filter. For optimum performance, the analog inputs must be driven differentially.

表 8-1. Design key care abouts

FEATURE	DESCRIPTION
Signal Bandwidth	DC to 30MHz
Input Driver	Single ended to differential signal conversion and DC coupling

表 8-1. Design key care abouts (続き)

FEATURE	DESCRIPTION
Clock Source	External clock with low jitter

When designing the amplifier/filter driving circuit, the ADC input full-scale voltage needs to be taken into consideration. For example, the ADC3908D125 input full-scale is 1.9 V_{PP}. When factoring in approximately 1dB for insertion loss of the filter, then the amplifier needs to deliver close to 2.1 V_{PP}. The amplifier distortion performance degrades with a larger output swing and considering the ADC common mode input voltage the amplifier may not be able to deliver the full swing. The device ADC3908D125 provides an output common mode voltage of 1.25V and the THS4541 for example can only swing within 250mV of its negative supply. A unipolar 3.3V amplifier power supply limits the maximum voltage swing to approximately 2.8V_{PP}. Hence, if a larger output swing is required (factoring in filter insertion loss) then a negative supply for the amplifier is needed to eliminate that limitation. Additionally, input voltage protection diodes may be needed to protect the ADC from over-voltage events.

表 8-2. Output voltage swing of THS4541 vs power supply

DEVICE	MIN OUTPUT VOLTAGE	MAX SWING WITH 3.3V/ 0V SUPPLY
THS4541	VS- + 250mV	2.8V _{PP}

8.1.2 Detailed Design Procedure

8.1.2.1 Input Signal Path

The THS4541 provides a good low power option to drive the ADC inputs. 表 8-3 provides an overview of the THS4541 with power consumption and usable frequency.

表 8-3. Fully Differential Amplifier Options

DEVICE	CURRENT (IQ) PER CHANNEL	USABLE FREQUENCY RANGE
THS4541	10mA	< 70MHz

The low pass filter design (topology, filter order) is driven by the application. However, when designing the low pass filter, the optimum load impedance for the amplifier must also be taken into consideration.


8.1.2.2 Sampling Clock

Applications operating with low input frequencies (such as DC to 20MHz) typically are less sensitive to performance degradation due to clock jitter. The internal ADC aperture jitter improves with faster rise and fall times (that is, square wave vs sine wave).

Termination of the clock input needs to be considered for long clock traces.

8.1.3 Application Curves

The following FFT plots show the performance of THS4541 driving the ADC3908D125 operated at 125MSPS with a full-scale input at -1dBFS.



8.2 Initialization Set Up

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin.

1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal band gap reference powers up and settle out in approximately 2ms.
2. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses and the internal power up calibration is initiated. The calibration takes approximately 2,000 clock cycles.
3. Begin programming using the device control pins.

8.3 Power Supply Recommendations

The ADC requires two different power-supplies. The AVDD rail provides power for the internal analog and digital circuits and the ADC itself while the IOVDD rail powers the digital interface. Power sequencing is not required.

The AVDD power supply must be low noise to achieve data sheet performance. In applications operating near DC, the 1/f noise contribution of the power supply also needs to be considered. The ADC is designed for very good PSRR which aids with the power supply filter design.




図 8-4. Power supply rejection ratio (PSRR) vs frequency

There are two recommended power-supply architectures:

1. Step down using high-efficiency switching converters, followed by a second stage of regulation using a low noise LDO to provide switching noise reduction and improved voltage accuracy.
2. Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach provides the best efficiency, but care must be taken to make sure switching noise is minimized to prevent degraded ADC performance.

TI WEBENCH® Power Designer can be used to select and design the individual power-supply elements needed: see the WEBENCH® Power Designer

Recommended switching regulators for the first stage include the TPS62821, and similar devices.

Recommended low dropout (LDO) linear regulators include the TPS7A4701, TPS7A90, LP5901, and similar devices.

For the switch regulator only approach, the ripple filter must be designed with a notch frequency that aligns with the switching ripple frequency of the DC/DC converter. Note the switching frequency reported from WEBENCH® and design the EMI filter and capacitor combination to have the notch frequency centered as needed. 図 8-5 and 図 8-6 illustrate the two approaches.

AVDD and IOVDD supply voltages should not be shared to prevent digital switching noise from coupling into the analog signal chain.




図 8-5. Example: LDO Linear Regulator Approach




図 8-6. Example: Switcher-Only Approach

8.4 Layout

8.4.1 Layout Guidelines

There are several critical signals which require specific care during board design:

1. Analog input and clock signals
 - Traces should be as short as possible and vias should be avoided where possible to minimize impedance discontinuities.
2. Digital output interface
 - Traces should be as short as possible to reduce capacitive load seen by the CMOS outputs.
 - Series resistance should be used to reduce instantaneous current demand and improve signal integrity.
3. Power and ground connections
 - Provide low resistance connection paths to all power and ground pins.
 - Use power and ground planes instead of traces.
 - Avoid narrow, isolated paths which increase the connection resistance.
 - Use a signal/ground/power circuit board stackup to maximize coupling between the ground and power plane.

8.4.2 Layout Example

The following screen shot shows the top layer of the [ADC3910D125EVM](#).

- Signal inputs are routed as different signal and along with clock input on the top layer avoiding vias.
- Serial CMOS output interface lanes with isolation resistor.
- Bypass caps are close to the VREF pin on the top layer avoiding vias.




図 8-7. Layout Example: top layer of ADC3910D125EVM

9 Device and Documentation Support

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.3 Trademarks

PowerPAD™ is a trademark of TI.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADC3908D025IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D1
ADC3908D025IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D1
ADC3908D025IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D1
ADC3908D025IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D1
ADC3908D065IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D2
ADC3908D065IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D2
ADC3908D065IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D2
ADC3908D065IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D2
ADC3908D125IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D3
ADC3908D125IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D3
ADC3908D125IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D3
ADC3908D125IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398D3
ADC3908S025IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S1
ADC3908S025IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S1
ADC3908S025IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S1
ADC3908S025IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S1
ADC3908S065IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S2
ADC3908S065IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S2
ADC3908S065IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S2
ADC3908S065IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S2
ADC3908S125IRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S3
ADC3908S125IRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S3
ADC3908S125IRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S3
ADC3908S125IRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AZ398S3

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC3908D025IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908D025IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908D065IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908D065IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908D125IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908D125IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908S025IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908S025IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908S065IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908S065IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908S125IRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADC3908S125IRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC3908D025IRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
ADC3908D025IRSMT	VQFN	RSM	32	250	210.0	185.0	35.0
ADC3908D065IRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
ADC3908D065IRSMT	VQFN	RSM	32	250	210.0	185.0	35.0
ADC3908D125IRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
ADC3908D125IRSMT	VQFN	RSM	32	250	210.0	185.0	35.0
ADC3908S025IRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
ADC3908S025IRSMT	VQFN	RSM	32	250	210.0	185.0	35.0
ADC3908S065IRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
ADC3908S065IRSMT	VQFN	RSM	32	250	210.0	185.0	35.0
ADC3908S125IRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
ADC3908S125IRSMT	VQFN	RSM	32	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RSM 32

VQFN - 1 mm max height



4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224982/A



4219108/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219108/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 33:
 77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:20X

4219108/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月