

ADS54J40 デュアル・チャネル、14 ビット、1.0GSPS A/D コンバータ

1 特長

- 14 ビット分解能、デュアル・チャネル、1GSPS の ADC
- ノイズ・フロア:-158dBFS/Hz
- スペクトラム性能 (f_{IN} = 170MHz、-1dBFS 時)
 - SNR69.0dBFS
 - NSD:-155.9dBFS/Hz
 - SFDR:86dBc (インターリーブ・トーンを含む)
 - SFDR:89dBc (HD2、HD3、およびインターリー ブ・トーンを除く)
- スペクトラム性能 (f_{IN} = 350MHz、-1dBFS 時)
 - SNR66.3dBFS
 - NSD:-153.3dBFS/Hz
 - SFDR:75dBc
 - SFDR:85dBc (HD2、HD3、およびインターリー ブ・トーンを除く)
- チャネル分離: f_{IN} = 170MHz のとき 100dBc
- ٠ 入力フルスケール:1.9Vpp
- 入力帯域幅 (3dB):1.2GHz
- オンチップ・ディザリング
- 広帯域 DDC ブロックを搭載
- サブクラス1をサポートする JESD204B インターフェ イス
 - 10.0Gbps で、ADC ごとに 2 レーン
 - 5.0Gbps で、ADC ごとに 4 レーン
 - マルチチップの同期をサポート
- 消費電力:1GSPS で 1.35W/チャネル
- パッケージ:72 ピン VQFNP (10mm × 10mm)

2 アプリケーション

- レーダーおよびアンテナ・アレイ
- 広帯域ワイヤレス
- ケーブル CMTS、DOCSIS 3.1 レシーバ
- 通信テスト機器
- マイクロ波受信機
- ソフトウェア定義無線 (SDR)
- デジタイザ
- 医療用画像処理および診断

3 概要

ADS54J40 は低電力で広帯域幅の 14 ビット、 1.0GSPS、デュアル・チャネルの A/D コンバータ (ADC) です。信号対雑音比 (SNR) が高くなるように設計した本 デバイスは、広い瞬時帯域幅にわたって最高のダイナミッ ク・レンジを求めるアプリケーションのために -158dBFS/Hz のノイズ・フロアを実現しています。このデバ イスは、最大 10.0Gbps のデータ転送速度の JESD204B シリアル・インターフェイスをサポートしており、ADC ごとに 2レーンまたは4レーンをサポートできます。アナログ・バ ッファ入力により、広い周波数帯域にわたって入力インピ ーダンスが均一で、サンプルとホールドのグリッチ・エネル ギーが最小化されます。必要に応じて、各 ADC チャネル を広帯域のデジタル・ダウン・コンバータ (DDC) ブロック へ接続できます。ADS54J40は、非常に小さな消費電力 で広い入力周波数範囲にわたって、非常に優れたスプリ アス・フリー・ダイナミック・レンジ (SFDR)を実現します。

JESD204B インターフェイスにより、インターフェイスの配 線数を削減でき、システムの集積度を高めることができま す。内蔵のフェーズ・ロック・ループ (PLL) は ADC サンプ リング・クロックを逓倍し、各チャネルからの 14 ビット・デー タをシリアル化するためのビット・クロックを生成します。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)			
ADS54J40	VQFNP (72)	10.00mm × 10.00mm			

利用可能なすべてのパッケージについては、このデータシートの (1)末尾にある注文情報を参照してください。



(SNR = 69dBFS、SFDR = 86dBc、f_{IN} = 170MHz、IL スプリアス = 84dBc、HD2/HD3 を除くスプリアス = 89dBc)

170MHz の入力信号に対する FFT



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

1	特長	1
2	アプリケーション	.1
3	概要	1
4	Revision History	2
5	ADS54J40 Comparison	4
6	Pin Configuration and Functions	5
7	Specifications	7
	7.1 Absolute Maximum Ratings	7
	7.2 ESD Ratings	7
	7.3 Recommended Operating Conditions	8
	7.4 Thermal Information	8
	7.5 Electrical Characteristics	9
	7.6 AC Characteristics1	0
	7.7 Digital Characteristics1	3
	7.8 Timing Requirements1	4
	7.9 Typical Characteristics1	6
8	Detailed Description2	25
	8.1 Overview2	25
	8.2 Functional Block Diagram2	25

8.3 Feature Description	26
8.4 Device Functional Modes	34
8.5 Register Mans	46
Application Information Disclaimer	
9 Application mormation Disclaimer	
9.1 Application Information	83
9.2 Typical Application	101
10 Power Supply Recommendations	104
10.1 Power Sequencing and Initialization	104
11 Layout	105
11.1 Layout Guidelines	105
11.2 Layout Example	105
12 Device and Documentation Support	106
12.1 Documentation Support	106
12.2 Receiving Notification of Documentation Upda	ates 106
12.3 サポート・リソース	106
12.4 Trademarks	106
125 静雷気 放雷に 関す ス 注音 車 項	106
	100
12.6 用語集	106

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Cł	nanges from Revision B (January 2017) to Revision C (December 2020)	Page
•	「特長」の箇条書き項目にテキスト「(インターリーブ・トーンを含む)」を追加	1
•	Added ADS54J40 Comparison section, moved Device Comparison Table to this section	4
•	Changed the description of SYSREFM, SYSREFP, and PDN pins in Pin Functions table	<mark>5</mark>
•	Changed f _{IN} = 470 MHz test conditions and typical values across parameters in AC Characteristics table	e 10
•	Added <i>f</i> _{<i>IN</i>} = 720 <i>MHz</i> test conditions across parameters in <i>AC Characteristics</i> table	10
•	Changed ENOB unit from <i>dBFS</i> to <i>Bits</i> in <i>AC Characteristics</i> table	10
•	Changed typical values of SFDR_IL parameter	10
•	Changed first IMD3 typical value from -85 dBFS to -89 dBFS	10
•	Changed first footnote in Timing Characteristics table	14
•	Changed typical value of FOVR latency from 18 + 4 ns to 18	14
•	Changed t _{PD} parameter name to t _{PDI} in <i>Timing Characteristics</i> table	14
•	Changed FFT for 470-MHz Input Signal at -3 dBFS figure, title, and conditions	16
•	Added FFT for 720-MHz Input Signal at –6 dBFS figure	16
•	Changed Spurious-Free Dynamic Range vs Input Frequency figure	16
•	Changed IL Spur vs Input Frequency figure	16
•	Changed 16-bit to 14-bit in first sentence of Overview section	25
•	Added DDC Block section	28
•	Changed 表 8-6	34
•	Added last sentence to Step 4 in Serial Register Readout: Analog Bank section	37
•	Added last sentence to Step 4 in Serial Register Readout: JESD Bank section	38
•	Added SDOUT Timing Diagram figure	38
•	Changed the JESD204B Test Patterns section	41
•	Changed Serial Interface Registers diagram	46
•	Added register addresses 1 and 2 to GENERAL REGISTERS in Register Map section	46
•	Changed the name of JESD ANALOG PAGE (6A00h) to JESD ANALOG PAGE (JESD BANK PAGE	
	SEL=6A00h) in Register Map table	46
•	Changed bit 1, register 12 of JESD ANALOG PAGE (6A00h) from 0 to ALWAYS WRITE 1	46
•	Added OFFSET READ Page and OFFSET LOAD Page registers to Register Map table	46
•	Added ADS54J40 Access Type Codes table	50



-		_
•	Deleted legends from bit registers in <i>Register Descriptions</i> section	1
•	Added register 1h and 2h to Register Descriptions section	1
•	Added text '6100h = OFFSET READ or LOAD Page' to the JESD BANK PAGE SEL[7:0] bit description5	1
•	Changed description of Registers 3h and 4h (address = 3h and 4h)in General Registers Page	2
•	Changed description of bit 0 in Register 4Fh (address = 4Fh), Master Page (080h)	3
•	Changed Register 53H	7
•	Changed Register 54H	7
•	Changed Register 55H	3
•	Added Register 40h)
•	Changed Register 4Eh	5
•	Changed Register 52h6	5
•	Added Register 68h	3
•	Changed the Register ABh description6	7
•	Changed bit 1 from 0 to ALWAYS WRITE 1 in Register 12h (address = 12h), JESD Analog Page (6A00h)74	4
•	Changed Register 1Ah	7
•	Added Offset Read Page Register and Offset Load Page Register sections to Register Descriptions section	
	79	
•	Changed Register 075h, 077h, 079h, 7Bh (address = 075h, 077h, 079h, 7Bh)
•	Changed Register 00h, 04h, 08h, 0Ch	1
•	Changed <i>Register 01h, 05h, 09h, 0Dh</i> 87	1
•	Added Register 78h82	2
•	Added DC Offset Correction Block in the ADS54J40 section	7
•	Added Idle Channel Histogram section	1
•	Added the Interleaving (IL) Mismatch Compensation section	2
•	Changed the description in Transformer-Coupled Circuits section102	2
•	Changed the Layout Guidelines	5

С	hanges from Revision A (October 2015) to Revision B (January 2017)	Page
•	Added the Device Comparison Table	4
•	Added CDM row to ESD Ratings table	7
•	Changed the minimum value for the input clock frequency in the <i>Recommended Operating Conditions</i> 8	table
•	Changed Sample Timing, Aperture jitter parameter typical specification in Timing Characteristics section	on14
•	Added the FOVR latency parameter to the Timing Characteristics table	14
•	Changed Overview section	25
•	Changed Functional Block Diagram section: changed Control and SPI block and added dashed outline	e to
	FOVR traces	25
•	Changed SYSREF Signal section: changed 表 8-4 and added last paragraph	32
•	Added SYSREF Not Present (Subclass 0, 2) section	32
•	Changed the number of clock cycles in the Fast OVR section	
•	Deleted Lane Enable with Decimation subsection	43
•	Added the Program Summary of DDC Modes and JESD Link Configuration table	43
•	Added 🛛 8-27 to Register Maps section	46
•	Changed the Register Map	46
•	Deleted register 39h, 3Ah, and 56h	46
•	Added 表 8-63	69
•	Changed Power Supply Recommendations section	104
•	Added the Power Sequencing and Initialization section	104
•	Added the Receiving Notification of Documentation Updates section	106
С	hanges from Revision * (May 2015) to Revision A (October 2015)	Page

• 量産用にリリース......1



5 ADS54J40 Comparison

 \pm 5-1 lists companion devices to the ADS54J40 .(TBD: Why has it been shifted to this place?)

PART NUMBER	SPEED GRADE (MSPS)	RESOLUTION (Bits)	CHANNEL
ADS54J20	1000	12	2
ADS54J42	625	14	2
ADS54J40	1000	14	2
ADS54J60	1000	16	2
ADS54J66	500	14	4
ADS54J69	500	16	2

表 5-1. Device Comparison Table



6 Pin Configuration and Functions



3 6-1. RMP Package, 72-Pin VQFNP, Top View

表 6-1. Pin Functions

PIN				
NAME	NO.		BESCHE HON	
CLOCK, SY	SREF			
CLKINM	28	I	Negative differential clock input for the ADC.	
CLKINP	27	I	Positive differential clock input for the ADC.	
SYSREFM	34	I	legative external SYSREF input. Connect this pin to GND if not used.	
SYSREFP	33	I	Positive external SYSREF input. Connect this pin to 1.8 V if not used.	
CONTROL,	SERIAL			
PDN	50	I/O	Power down, active low pin. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A through the SPI. This pin has an internal $20k\Omega$ pulldown resistor.	
RESET	48	I	Hardware reset; active high. This pin has an internal 20-k Ω pulldown resistor.	
SCLK	6	I	Serial interface clock input	



表 6-1. Pin Functions (continued)

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
SDIN	5	I	Serial interface data input
SDOUT	11	0	Serial interface data output. Can be configured to fast overrange output for channel B through the SPI.
SEN	7	I	Serial interface enable
DATA INTE	RFACE		
DA0M	62		
DA1M	59	0	IESD204B serial data negative outputs for channel A
DA2M	56	0	
DA3M	54		
DA0P	61		
DA1P	58	0	IESD204B social data positivo outputs for channel A
DA2P	55	0	
DA3P	53		
DB0M	65		
DB1M	68	0	IESD204B social data pagativo outputs far shappal B
DB2M	71	0	
DB3M	1		
DB0P	66		
DB1P	69	0	IESD204P parial data positiva autouta far abannal P
DB2P	72	0	
DB3P	2		
SYNC	63	I	Synchronization input for the JESD204B port
INPUT, CON	IMON MODE		
INAM	41	I	Differential analog negative input for channel A
INAP	42	I	Differential analog positive input for channel A
INBM	14	I	Differential analog negative input for channel B
INBP	13	I	Differential analog positive input for channel B
VCM	22	0	Common-mode voltage, 2.1 V. Note that analog inputs are internally biased to this pin through 600 Ω (effective), no external connection from the VCM pin to the INxP or INxM pin is required.
POWER SU	PPLY		
AGND	18, 23, 26, 29, 32, 36, 37	Ι	Analog ground
AVDD	9, 12, 15, 17, 25, 30, 35, 38, 40, 43, 44, 46	I	Analog 1.9-V power supply
AVDD3V	10, 16, 24, 31, 39, 45	I	Analog 3.0-V power supply for the analog buffer
DGND	3, 52, 60, 67	Ι	Digital ground
DVDD	8, 47	I	Digital 1.9-V power supply
IOVDD	4, 51, 57, 64, 70	I	Digital 1.15-V power supply for the JESD204B transmitter
NC, RES			
NC	19-21		Unused pins, do not connect
RES	49	I	Reserved pin. Connect to DGND.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
	AVDD3V	-0.3	3.6	V	
Supply voltage range	AVDD	-0.3	2.1		
	DVDD	-0.3	2.1		
	IOVDD	-0.2 1.4 -0.3 0.3 V			
Voltage between AGND and D	GND	-0.3	0.3	V	
	INAP, INBP, INAM, INBM	-0.3	3	V	
Valtage englied to input pipe	CLKINP, CLKINM	-0.3	AVDD + 0.3		
	SYSREFP, SYSREFM	-0.3	AVDD + 0.3		
	SCLK, SEN, SDIN, RESET, SYNC, PDN	-0.2	2.1		
Storage temperature, T _{stg}	•	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)^{(2) (3)}

			MIN	NOM	MAX	UNIT
Supply voltage range AVDD Supply voltage range AVDD DVDD IOVDE Analog inputs Input c Maxim Clock inputs Input c Input c VCLKP Input c VCLKP	AVDD3V	2.85	3	3.6		
	AVDD		1.8	1.9	2.0	V
	DVDD		1.7	1.9	2.0	v
	IOVDD		1.1	1.15	1.2	
	Differential input voltage range			1.9		V _{PP}
Analog inputs	Input common-mode voltage			2		V
	Maximum analog input frequency f		400		MHz	
	Input clock frequency, device clock	250 ⁽⁶⁾		1000	MHz	
	Input clock amplitude differential	Sine wave, ac-coupled	0.75	1.5		V _{PP}
Clock inputs	(V _{CLKP} – V _{CLKM})	LVPECL, ac-coupled	0.8	1.6		
		LVDS, ac-coupled		0.7		
	Input device clock duty cycle		45%	50%	55%	
Temperature	Operating free-air, T _A		-40		85	°C
	Operating junction, T _J			105 ⁽¹⁾	125	C

(1) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

(2) SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.

(3) After power-up, always use a hardware reset to reset the device for the first time; see $\frac{1}{5}$ 9-1 for details.

(4) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.

(5) At high frequencies, the maximum supported input amplitude reduces; see Maximum Supported Amplitude vs Frequency for details.

(6) See 表 8-10.

7.4 Thermal Information

		ADS54J40	
	THERMAL METRIC ⁽¹⁾	RMP (VQFNP)	UNIT
		72 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	22.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	5.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	2.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.1	°C/W
Ψјв	Junction-to-board characterization parameter	2.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).



7.5 Electrical Characteristics

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1 GSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
	ADC sampling rate		250		1000	MSPS
	Resolution		14			Bits
POWER SUI	PPLIES				1	
AVDD3V	3.0-V analog supply		2.85	3.0	3.6	V
AVDD	1.9-V analog supply		1.8	1.9	2.0	V
DVDD	1.9-V digital supply		1.7	1.9	2.0	V
IOVDD	1.15-V SERDES supply		1.1	1.15	1.2	V
I _{AVDD3V}	3.0-V analog supply current	V_{IN} = full-scale on both channels		334	360	mA
I _{AVDD}	1.9-V analog supply current	V_{IN} = full-scale on both channels		359	510	mA
I _{DVDD}	1.9-V digital supply current	Eight lanes active (LMFS = 8224)		197	260	mA
IIOVDD	1.15-V SERDES supply current	Eight lanes active (LMFS = 8224)		566	920	mA
P _{dis}	Total power dissipation	Eight lanes active (LMFS = 8224)		2.71	3.1	W
I _{DVDD}	1.9-V digital supply current	Four lanes active (LMFS = 4244)		211		mA
I _{IOVDD}	1.15-V SERDES supply current	Four lanes active (LMFS = 4244)		618		mA
P _{dis}	Total power dissipation	Four lanes active (LMFS = 4244)		2.80		W
I _{DVDD}	1.9-V digital supply current	Four lanes active (LMFS = 4222), 2X decimation		197		mA
IIOVDD	1.15-V SERDES supply current	Four lanes active (LMFS = 4222), 2X decimation		593		mA
P _{dis}	Total power dissipation	Four lanes active (LMFS = 4222), 2X decimation		2.74		W
I _{DVDD}	1.9-V digital supply current	Two lanes active (LMFS = 2221), 4X decimation		176		mA
IIOVDD	1.15-V SERDES supply current	Two lanes active (LMFS = 2221), 4X decimation		562		mA
P _{dis} ⁽¹⁾	Total power dissipation	Two lanes active (LMFS = 2221), 4X decimation		2.66		W
	Global power-down power dissipation			139	315	mW
ANALOG IN	PUTS (INAP, INAM, INBP, INBM)					
	Differential input full-scale voltage			1.9		V_{PP}
V _{IC}	Common-mode input voltage			2.0		V
R _{IN}	Differential input resistance	At 170-MHz input frequency		0.6		kΩ
C _{IN}	Differential input capacitance	At 170-MHz input frequency		4.7		pF
	Analog input bandwidth (3 dB)	50- Ω source driving ADC inputs terminated with 50 Ω		1.2		GHz
CLOCK INP	JT (CLKINP, CLKINM)					
	Internal clock biasing	CLKINP and CLKINM are connected to internal biasing voltage through 400 Ω		1.15		V

(1) See the *Power-down Mode* section for details.



7.6 AC Characteristics

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1 GSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT	
		f_{IN} = 10 MHz, A_{IN} = -1 dBFS	69.7			
		f_{IN} = 100 MHz, A_{IN} = -1 dBFS	69.5	i	-	
		f_{IN} = 170 MHz, A_{IN} = -1 dBFS	66.2 68.9		-	
		f_{IN} = 230 MHz, A_{IN} = -1 dBFS	68.4			
		f_{IN} = 270 MHz, A_{IN} = -1 dBFS	67.9			
SNR	Signal-to-noise ratio	f_{IN} = 300 MHz, A_{IN} = -1 dBFS	67.5	i	dBFS	
		f_{IN} = 370 MHz, A_{IN} = -1 dBFS	66.5	i	-	
		f_{IN} = 470 MHz, A_{IN} = -3 dBFS	66.5	j		
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS	64.9			
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS, gain = 5 dB	63.3	•		
		f_{IN} = 10 MHz, A_{IN} = -1 dBFS	156.7	,		
		f_{IN} = 100 MHz, A_{IN} = -1 dBFS	156.5	j	-	
		f_{IN} = 170 MHz, A_{IN} = -1 dBFS	153.2 155.9)		
		f_{IN} = 230 MHz, A_{IN} = -1 dBFS	155.4			
		f_{IN} = 270 MHz, A_{IN} = -1 dBFS	154.9)		
NSD	Noise spectral density	f_{IN} = 300 MHz, A_{IN} = -1 dBFS	154.5		dBFS/Hz	
		f_{IN} = 370 MHz, A_{IN} = -1 dBFS	153.5	1		
		f_{IN} = 470 MHz, A_{IN} = -3 dBFS	153.5	i		
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS	151.9	1		
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS, gain = 5 dB	150.3	•		
		f_{IN} = 10 MHz, A_{IN} = -1 dBFS	69.6	i		
		f_{IN} = 100 MHz, A_{IN} = -1 dBFS	69.3		-	
		f_{IN} = 170 MHz, A_{IN} = -1 dBFS	65.2 68.8			
		f_{IN} = 230 MHz, A_{IN} = -1 dBFS	68.3			
		f_{IN} = 270 MHz, A_{IN} = -1 dBFS	67.6	;		
SINAD	Signal-to-noise and distortion ratio	f_{IN} = 300 MHz, A_{IN} = -1 dBFS	67		dBFS	
		f_{IN} = 370 MHz, A_{IN} = -1 dBFS	65.5			
		f_{IN} = 470 MHz, A_{IN} = -3 dBFS	65.7		_	
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS	64.1			
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS, gain = 5 dB	63.2			
		f_{IN} = 100 MHz, A_{IN} = -1 dBFS	83			
		f_{IN} = 170 MHz, A_{IN} = -1 dBFS	76 86	;		
		f_{IN} = 230 MHz, A_{IN} = -1 dBFS	85	i		
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS	81			
SFDR	Spurious free dynamic range	f_{IN} = 300 MHz, A_{IN} = -1 dBFS	78		dBc	
	(excluaing IL spurs	f _{IN} = 370 MHz, A _{IN} = -1 dBFS	73			
		f_{IN} = 470 MHz, A_{IN} = -3 dBFS	71			
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS	67	,		
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS},$ gain = 5 dB	71			



7.6 AC Characteristics (continued)

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1 GSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
		f_{IN} = 10 MHz, A_{IN} = -1 dBFS		85			
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		90			
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	76	92		1	
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		85			
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		81			
HD2	Second-order harmonic distortion	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		81		dBc	
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		76		1	
		f _{IN} = 470 MHz, A _{IN} = -3 dBFS		71			
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS		67			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		71			
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		85			
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		83		-	
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	76	86			
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		87		-	
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		81		-	
HD3	Third-order harmonic distortio	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		78		dBc	
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		73			
		f _{IN} = 470 MHz, A _{IN} = -3 dBFS		71			
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS		74		-	
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		83			
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		94			
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		97		-	
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	79	93		-	
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		95			
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		95			
Non HD2. HD3	Spurious-free dynamic range (excluding HD2, HD3, and IL spur)	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		91		dBFS	
, -		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		85		-	
		f _{IN} = 470 MHz, A _{IN} = -3 dBFS		89		-	
		f _{IN} = 720 MHz, A _{IN} = -6 dBFS		89			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		93			
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		11.3			
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		11.2			
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	10.5	11.1		-	
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		11.1		-	
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		10.9			
ENOB	Effective number of bits	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		10.8		Bits	
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		10.6			
		f _{IN} = 470 MHz, A _{IN} = -3 dBFS		10.6		-	
		f _{IN} = 720 MHz, A _{IN} = –6 dBFS		10.4			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		10.2			



7.6 AC Characteristics (continued)

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1 GSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
		f_{IN} = 10 MHz, A_{IN} = -1 dBFS		82			
		f_{IN} = 100 MHz, A_{IN} = -1 dBFS		80			
		f_{IN} = 170 MHz, A_{IN} = -1 dBFS	73	83			
		f_{IN} = 230 MHz, A_{IN} = -1 dBFS		82			
		f_{IN} = 270 MHz, A_{IN} = -1 dBFS		78			
THD	Total harmonic distortion	f_{IN} = 300 MHz, A_{IN} = -1 dBFS		75		dBc	
		f_{IN} = 370 MHz, A_{IN} = -1 dBFS		70			
		f_{IN} = 470 MHz, A_{IN} = -3 dBFS		70			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS		66			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		70			
		f_{IN} = 10 MHz, A_{IN} = -1 dBFS		85			
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		84			
		f_{IN} = 170 MHz, A_{IN} = -1 dBFS	69	83			
		f_{IN} = 230 MHz, A_{IN} = -1 dBFS		82			
		f_{IN} = 270 MHz, A_{IN} = -1 dBFS		81			
SFDR_IL	Interleaving spur	f_{IN} = 300 MHz, A_{IN} = -1 dBFS		81		dBc	
		f_{IN} = 370 MHz, A_{IN} = -1 dBFS		77			
		f_{IN} = 470 MHz, A_{IN} = -3 dBFS		78]	
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS		78			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		74		-	
		f _{IN1} = 185 MHz, f _{IN2} = 190 MHz, A _{IN} = -7 dBFS		-89			
IMD3	Two-tone, third-order intermodulation distortion	$ f_{\text{IN1}} = 365 \text{ MHz}, \ f_{\text{IN2}} = 370 \text{ MHz}, \\ A_{\text{IN}} = -7 \text{ dBFS} $		-79		dBFS	
		f_{IN1} = 465 MHz, f_{IN2} = 470 MHz, A _{IN} = -7 dBFS		-75			
Crosstalk	Isolation between channel A and B	Full-scale, 170-MHz signal on aggressor; idle channel is victim		100		dB	



7.7 Digital Characteristics

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1 GSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS		
DIGITAL IN	DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, <u>SYNC</u> , PDN) ⁽¹⁾							
VIH	High-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels	0.8			V		
VIL	Low-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels			0.4	V		
	High lovel input current	SEN		0				
	High-level input current	RESET, SCLK, SDIN, PDN, SYNC		50		μΑ		
	Low loval input surrant	SEN		50				
11	Low-level input current	RESET, SCLK, SDIN, PDN, SYNC		0		μΑ		
DIGITAL IN	PUTS (SYSREFP, SYSREFM)							
VD	Differential input voltage		0.35	0.45	1.4	V		
V _(CM_DIG)	Common-mode voltage for SYSREF			1.3		V		
DIGITAL O	UTPUTS (SDOUT, PDN ⁽³⁾)							
V _{OH}	High-level output voltage		DVDD - 0.1	DVDD		V		
V _{OL}	Low-level output voltage				0.1	V		
DIGITAL O	UTPUTS (JESD204B Interface: DxP, Dx	(M) ⁽²⁾						
V _{OD}	Output differential voltage	With default swing setting		700		mV _{PP}		
V _{oc}	Output common-mode voltage			450		mV		
	Transmitter short-circuit current	Transmitter pins shorted to any voltage between – 0.25 V and 1.45 V	-100		100	mA		
Z _{os}	Single-ended output impedance			50		Ω		
	Output capacitance	Output capacitance inside the device, from either output to ground		2		pF		

The RESET, SCLK, SDIN, and PDN pins have a 20-kΩ (typical) internal pulldown resistor to ground, and the SEN pin has a 20-kΩ (typical) pullup resistor to IOVDD.

(2) $100-\Omega$ differential termination.

(3) When functioning as an OVR pin for channel B.



7.8 Timing Requirements

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.

		MIN	TYP	MAX	UNITS
SAMPLE T	IMING (TBD are any of these Switching Characteristics?TBD: No)				
	Aperture delay	0.75		1.6	ns
	Aperture delay matching between two channels on the same device		±70		ps
	Aperture delay matching between two devices at the same temperature and supply voltage		±270		ps
	Aperture jitter		120		f _S rms
WAKE-UP	TIMING				
	Wake-up time to valid data after coming out of global power-down		150		μs
LATENCY	(1)				
	Data latency: ADC sample to digital output		134		Input clock cycles
	OVR latency: ADC sample to OVR bit		62		Input clock cycles
	FOVR latency: ADC sample to FOVR signal on pin		18		Input clock cycles
t _{PDI}	Propagation delay: logic gates and output buffers delay (does not change with $f_{S})$		4		ns
SYSREF T	IMING				
t _{SU_SYSREF}	Setup time for SYSREF, referenced to the input clock falling edge	300		900	ps
t _{H_SYSREF}	Hold time for SYSREF, referenced to the input clock falling edge	100			ps
JESD OUT	PUT INTERFACE TIMING CHARACTERISTICS				
	Unit interval	100		400	ps
	Serial output data rate	2.5		10	Gbps
	Total jitter for BER of 1E-15 and lane rate = 10 Gbps		26		ps
	Random jitter for BER of 1E-15 and lane rate = 10 Gbps		0.75		ps rms
	Deterministic jitter for BER of 1E-15 and lane rate = 10 Gbps		12		ps, pk-pk
t _R , t _F	Data rise time, data fall time: rise and fall times are measured from 20% to 80%, differential output waveform, 2.5 Gbps \leq bit rate \leq 10 Gbps		35		ps

(1) Overall latency = latency + t_{PDI}.









図 7-2. Sample Timing Requirements



7.9 Typical Characteristics

Typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.













ADS54J40 JAJSED1C – MAY 2015 – REVISED DECEMBER 2020



ADS54J40 JAJSED1C – MAY 2015 – REVISED DECEMBER 2020









ADS54J40 JAJSED1C – MAY 2015 – REVISED DECEMBER 2020



Signal Frequency

Texas

INSTRUMENTS

www.tij.co.jp











8 Detailed Description

8.1 Overview

The ADS54J40 is a low-power, wide-bandwidth, 14-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J40 employs four interleaving ADCs for each channel to achieve a noise floor of – 159 dBFS/Hz. The ADS54J40 uses TI's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.

Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplify the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass 1, enabling multi-chip synchronization with the SYSREF input.

DAOP, DAOM, DDC Block: Buffer DA1P, DA1M Digital Block 2x 4x Decimation Mixer: f_S / 16, f_S / 4 Interleaving INAP. INAM ADC DA2P, DA2M, Correction DA3P, DA3M PLL: Divide-by CLKINP, JESD204B Interface x20 CLKINM 4 x40 SYNC SYSREFP. SYSREFM DDC Block: DBOP DBOM Buffer Digital Block 2X, 4X Decimation DB1P. DB1M Mixer: f_S / 16, f_S / 4 Interleaving INBP, INBM ADC DB2P, DB2M, Correction DB3P, DB3M FOVR Control and SPI Common VCM Mode Ϋ́ ΦΔ Δ ٨ Λ SCLK SDOUT PDN SEN SDIN RESET

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Analog Inputs

The ADS54J40 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source that enables great flexibility in the external analog filter design as well as excellent $50-\Omega$ matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to VCM using 600- Ω resistors, allowing for ac-coupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V) and (VCM – 0.475 V), resulting in a 1.9-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz. An equivalent analog input network diagram is shown in \aleph 8-1.







The input bandwidth shown in \boxtimes 8-2 is measured with respect to a 50- Ω differential input termination at the ADC input pins. Figure x shows the signal processing done inside the DDC block of the ADS54J40.



図 8-2. Transfer Function vs Frequency



8.3.2 DDC Block

The ADS54J40 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and decimate-by-4 finite impulse response (FIR) half-band filter options. The different decimation filter options can be selected through SPI programming. 8-3 shows the signal processing done inside the DDC block of the ADS54J40



A. In IQ decimate-by-4 mode, the mixer frequency is fixed at $f_{mix} = f_S / 4$. For $f_S = 1$ GSPS and $f_{mix} = 250$ MHz.

🛛 8-3. DDC Block

8.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is ± 0.05 dB. $\frac{1}{8}$ 8-1 shows corner frequencies for low-pass and high-pass filter options.

2 0-1. Conter i requencies for the Decimate-by-2 i ner						
CORNERS (dB)	LOW PASS	HIGH PASS				
-0.1	0.202 × f _S	0.298 × f _S				
-0.5	0.210 × f _S	0.290 × f _S				
-1	0.215 × f _S	0.285 × f _S				
-3	0.227 × f _S	0.273 × f _S				

<u> </u>	Corner Fr	sainancias	for the F)ocimato_h	1-2 Filtor
⊴x 0-1.	COTTIELET	equencies	IOI LIE L	vecimale-by	

Decimate-by-2 Filter Response and Decimate-by-2 Filter Response (Zoomed) show the frequency response of decimate-by-2 filter from dc to f_S / 2.





8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately

55 dB and the pass-band flatness is ±0.1 dB. By default after reset, the band-pass filter is centered at f_S / 16. Using the SPI, the center frequency can be programmed at N × f_S / 16 (where N = 1, 3, 5, or 7). \gtrsim 8-2 shows corner frequencies for two extreme options.

CORNERS (dB)	CORNER FREQUENCY AT LOWER SIDE (Center Frequency f _S / 16)	CORNER FREQUENCY AT HIGHER SIDE (Center Frequency f _S / 16)					
-0.1	0.011 × f _S	0.114 × f _S					
-0.5	0.010 × f _S	0.116 × f _S					
-1	0.008 × f _S	0.117 × f _S					
-3	0.006 × f _S	0.120 × f _S					

表 8-2. Corner frequencies for the Decimate-by-4 Filter

Decimate-by-4 Filter Response and Decimate-by-4 Filter Response (Zoomed) show the frequency response of the decimate-by-4 filter for center frequencies f_S / 16 and 3 × f_S / 16 (N = 1 and N = 3, respectively).





8.3.2.3 Decimate-by-4 Filter with IQ Outputs

In this configuration, the DDC block includes a fixed digital $f_S / 4$ mixer. Thus, the IQ pass band is approximately ±110 MHz, centered at $f_S / 4$. This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is ±0.05 dB. $\frac{1}{2}$ 8-3 shows the corner frequencies for a low-pass, decimate-by-4 IQ filter.

CORNERS (dB)	LOW PASS				
-0.1	0.107 × f _S				
-0.5	0.112 × f _S				
-1	0.115 × f _S				
-3	0.120 × f _S				

表	8-3.	Corner	Frequenc	ies for a	Decimate-b	ov-4 IQ O	utput Filter
-	•••	0011101	110940110	00 101 0	Boominato S	u	acpacintor

Decimate-by-4 IQ Output Filter Response and Decimate-by-4 IQ Output Filter Response (Zoomed) show the frequency response of a decimate-by-4 IQ output filter from dc to $f_S / 2$.





8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J40 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. The SYSREF signal is recommended to be a low-frequency signal in the range of 1 MHz to 5 MHz to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.

The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in \pm 1 and \pm 8-4.

SYSREF = LMFC / 2^{N}

(1)

where

• N = 0, 1, 2, and so forth.

LMFS CONFIGURATION	DECIMATION	LMFC CLOCK ⁽¹⁾ (2)		
4211	_	f _S / K		
4244	—	(f _S / 4) / K		
8224	_	(f _S / 4) / K		
4222	2X	(f _S / 4) / K		
2242	2X	(f _S / 4) / K		
2221	4X	(f _S / 4) / K		
2441	4X (IQ)	(f _S / 4) / K		
4421	4X (IQ)	(f _S / 4) / K		
1241	4X	(f _S / 4) / K		

夷	8-4	I ocal	Multi-Frame	Clock	Frequency
×	0-4.	LUCAI	wului-Fiame	CIUCK	riequeilcy

(1) K = Number of frames per multi frame (JESD digital page 6900h, address 06h, bits 4-0).

(2) $f_s = \text{sampling (device) clock frequency.}$

For example, if LMFS = 8224 then the programmed value of K is 9 (the actual value is 9 + 1 = 10 because the actual value for K = the value set in the SPI register +1). If the device clock frequency is $f_S = 1000$ MSPS, then the local multi-frame clock frequency becomes (1000 / 4) / 10 = 25 MHz. The SYSREF signal frequency can be chosen as the LMFC frequency / 8 = 3.125 MHz.

8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J40 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2, this pulse can be done by doing the following register writes shown in $\frac{1}{2}$ 8-5.

表 8-5. Internally Pulsing SYSREF Twice Using Register Writes

ADDRESS (Hex)	DATA (Hex)	COMMENT
0-011h	80h	Set the master page
0-054h	80h	Enable manual SYSREF
0-053h	01h	Set SYSREF high
0-053h	00h	Set SYSREF low
0-053h	01h	Set SYSREF high
0-053h	00h	Set SYSREF low



8.3.4 Overrange Indication

The ADS54J40 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured through the SPI to output the fast OVR indicator.

JESD 8b/10b encoder receives 16-bit data that is formed by 14-bit ADC data padded with two 0s as LSBs. When the FOVR indication is embedded in the output data stream, it replaces the LSB of the 16-bit data stream going to the 8b/10b encoder, as shown in \boxtimes 8-10.



8-10. Overrange Indication in a Data Stream

8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns), thus enabling a quicker reaction to an overrange event.

The input voltage level that the overload is detected at is referred to as the *threshold*. The threshold is programmable using the FOVR THRESHOLD bits, as shown in \boxtimes 8-11. The FOVR is triggered 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns) after the overload condition occurs.





The input voltage level that the fast OVR is triggered at is defined by ± 2 :

Full-Scale × [Decimal Value of the FOVR Threshold Bits] / 255)

The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS.

In terms of full-scale input, the fast OVR threshold can be calculated as m classifield 3:

20log (FOVR Threshold / 255)

(2)

(3)



8.4 Device Functional Modes

8.4.1 Power-Down Mode

The ADS54J40 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured that allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2, as shown in $\ddagger 8-6$. See the master page registers in Register Maps for further details.

REGISTER ADDRESS	COMMENT				REGISTI	ER DATA			
A[7:0] (Hex)		7	6	5	4	3	2	1	0
MASTER PAGE (80h)									
20	MASK 1		PDN AI	DC CHA		PDN ADC CHB			
21		PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0
23	MAGK 2		PDN ADC CHA PDN ADC CHB			DC CHB			
24	WIAGR 2	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0
26	CONFIG	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
55		0	0	0	PDN MASK	0	0	0	0

表 8-6. Register Address for Power-Down Modes

To save power, the device can be put in complete power-down by using the GLOBAL PDN register bit. However, when JESD must remain linked up when putting the device in power-down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. 表 8-7 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

表 8-7. Power Consump	ion in Different	Power-Down	Settings
----------------------	------------------	-------------------	----------

REGISTER BIT	COMMENT	I _{AVDD3V} (mA)	I _{AVDD} (mA)	I _{DVDD} (mA)	I _{IOVDD} (mA)	TOTAL POWER (W)
Default	After reset, with a full-scale input signal to both channels	336	358	198	533	2.68
GBL PDN = 1	The device is in complete power-down state	2	6	22	199	0.29
GBL PDN = 0, PDN ADC CHx = 1 (x = A or B)	The ADC of one channel is powered down	274	223	135	512	2.09
GBL PDN = 0, PDN BUFF CHx = 1 (x = A or B)	The input buffer of one channel is powered down	262	352	194	545	2.45
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A or B)	The ADC and input buffer of one channel is powered down	198	222	132	508	1.85
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A and B)	The ADC and input buffer of both channels are powered down	60	85	66	484	1.02



8.4.2 Device Configuration

The ADS54J40 can be configured by using a serial programming interface, as described in the *Serial Interface* section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.

The ADS54J40 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the *Register Maps* section) to access all register bits.

8.4.2.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in \boxtimes 8-12. Legends used in \boxtimes 8-12 are explained in R 8-8. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50% SCLK duty cycle.



🛛 8-12. SPI Timing Diagram

表 8-8. SPI Timing Diagram Legend

SPI BITS	DESCRIPTION	BIT SETTINGS
R/W	Read/write bit	0 = SPI write 1 = SPI read back
М	SPI bank access	0 = Analog SPI bank (master and ADC pages) 1 = JESD SPI bank (main digital, JESD analog, and JESD digital pages)
Р	JESD page selection bit	0 = Page access 1 = Register access
СН	SPI access for a specific channel of the JESD SPI bank	0 = Channel A 1 = Channel B By default, both channels are being addressed.
A[11:0]	SPI address bits	_
D[7:0]	SPI data bits	_



 \pm 8-9 shows the timing requirements for the serial interface signals in \boxtimes 8-12.

表8	3-9.	SPI	Timing	Req	uirements
----	------	-----	--------	-----	-----------

		MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1 / t _{SCLK})	> dc		2	MHz
t _{SLOADS}	SEN to SCLK setup time	100			ns
t _{SLOADH}	SCLK to SEN hold time	100			ns
t _{DSU}	SDIN setup time	100			ns
t _{DH}	SDIN hold time	100			ns

8.4.2.2 Serial Register Write: Analog Bank

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J40 analog SPI bank can be programmed by:

- 1. Driving the SEN pin low.
- 2. Initiating a serial interface cycle specifying the page address of the register whose content must be written.
 - Master page: write address 0011h with 80h.
 - ADC page: write address 0011h with 0Fh.
- 3. Writing the register content as shown in ⊠ 8-13. When a page is selected, multiple writes into the same page can be done.



🛛 8-13. Serial Register Write Timing Diagram


8.4.2.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the page address of the register whose content must be read.
 - Master page: write address 0011h with 80h.
 - ADC page: write address 0011h with 0Fh.
- 3. Setting the R/W bit to 1 and writing the address to be read back.
- 4. Reading back the register content on the SDOUT pin, as shown in ⊠ 8-14. When a page is selected, multiple read backs from the same page can be done. SDOUT comes out at the SCLK falling edge with an approximate delay (t_{SD DELAY}) of 68 ns; see ⊠ 8-18.



図 8-14. Serial Register Read Timing Diagram

8.4.2.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

- 1. Driving the SEN pin low.
- 2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0, as shown in ⊠ 8-15.
 - Write address 4003h with 00h (LSB byte of the page address).
 - Write address 4004h with the MSB byte of the page address.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.



☑ 8-15. SPI Page Selection

8.4.2.5 Serial Register Write: JESD Bank

The ADS54J40 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

Copyright © 2021 Texas Instruments Incorporated



- 1. Drive the SEN pin low.
- 2. Select the JESD bank page. Note that the M bit = 1 and the P bit = 0.
 - Write address 4003h with 00h.
 - Write address 4005h with 01h to enable separate control for both channels.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.
- 3. Set the M and P bits to 1, select channel A (CH = 0) or channel B (CH = 1), and write the register content as shown in ⊠ 8-16. When a page is selected, multiple writes into the same page can be done.



図 8-16. JESD Serial Register Write Timing Diagram

8.4.2.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01h (default is 00h).

8.4.2.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the JESD bank page. Note that the M bit = 1 and the P bit = 0.
 - Write address 4003h with 00h.
 - Write address 4005h with 01h to enable separate control for both channels.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.
- 3. Setting the R/W, M, and P bits to 1, selecting channel A or channel B, and writing the address to be read back.
- 4. Reading back the register content on the SDOUT pin; see ⊠ 8-17. When a page is selected, multiple read backs from the same page can be done. SDOUT comes out at the SCLK falling edge with an approximate delay (t_{SD DELAY}) of 68 ns; see ⊠ 8-18.





図 8-17. JESD Serial Register Read Timing Diagram



図 8-18. SDOUT Timing Diagram



8.4.3 JESD204B Interface

The ADS54J40 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.

An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.

Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC, as shown in 🛛 8-19. The JESD204B setup and configuration of the frame assembly parameters is controlled through the SPI interface.



図 8-19. ADS54J40 Block Diagram

The JESD204B transmitter block shown in \boxtimes 8-20 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the 8b/10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.







8.4.3.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the \overline{SYNC} signal, as shown in $\boxed{828.21}$. When a logic low is detected on the \overline{SYNC} input pin, the ADS54J40 starts transmitting comma (K28.5) characters to establish a code group synchronization.

When synchronization is complete, the receiving device asserts the <u>SYNC</u> signal and the ADS54J40 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J40 transmits four multi-frames, each containing K frames (K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.



2 8-21. Lane Alignment Sequence

8.4.3.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J40 supports a clock output-encoded test pattern, and a 12-octet RPAT. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.



8.4.3.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- L is the number of lanes per link. ٠
- M is the number of converters per device.
- F is the number of octets per frame clock period, per lane.
- S is the number of samples per frame per converter.

表 8-10 lists the available JESD204B formats and valid ranges for the ADS54J40 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

Note

16-bit data going to JESD 8b/10b encoder is formed by padding two 0s as LSBs into the 14-bit ADC data.

	表 8-10. Default Interface Rates										
					MINIMUN	I RATES	MAXIMU	A RATES			
L	М	F	S	DECIMATION	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)			
4	2	1	1	Not used	250	2.5	1000	10.0			
4	2	4	4	Not used	250	2.5	1000	10.0			
8	2	2	4	Not used	500	2.5	1000	5.0			

Note

In the LMFS = 8224 row of $\frac{1}{5}$ 8-10, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is shown in $\frac{1}{5}$ 8-11.

表 8-11. Default Frame Assembly

PIN	LMFS = 4211		LMFS	LMFS	= 8224		
DA0						A ₃ [15:8]	A ₃ [7:0]
DA1	A ₀ [7:0]	A ₂ [15:8]	A ₂ [7:0]	A ₃ [15:8]	A ₃ [7:0]	A ₂ [15:8]	A ₂ [7:0]
DA2	A ₀ [15:8]	A ₀ [15:8]	A ₀ [7:0]	A ₁ [15:8]	A ₁ [7:0]	A ₀ [15:8]	A ₀ [7:0]
DA3						A ₁ [15:8]	A ₁ [7:0]
DB0						B ₃ [15:8]	B ₃ [7:0]
DB1	B ₀ [7:0]	B ₂ [15:8]	B ₂ [7:0]	B ₃ [15:8]	B ₃ [7:0]	B ₂ [15:8]	B ₂ [7:0]
DB2	B ₀ [15:8]	B ₀ [15:8]	B ₀ [7:0]	B ₁ [15:8]	B ₁ [7:0]	B ₀ [15:8]	B ₀ [7:0]
DB3						B ₁ [15:8]	B ₁ [7:0]



8.4.3.4 JESD204B Frame Assembly with Decimation

表 8-12 lists the available JESD204B formats and valid ranges for the ADS54J40 when enabling the decimation filter. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

 \pm 8-13 lists the detailed frame assembly with different decimation options.

						MINIMUM RATES		N	IAXIMUM RATES		
L	М	F	S	DECIMATION	DEVICE CLOCK FREQUENCY (MSPS)	OUTPUT SAMPLE RATE (MSPS)	SERDES BIT RATE (Gbps)	DEVICE CLOCK FREQUENCY (MSPS)	OUTPUT SAMPLE RATE (MSPS)	SERDES BIT RATE (Gbps)	
4	4	2	1	4X (IQ)	500	125	2.5	1000	250	5.0	
4	2	2	2	2X	500	250	2.5	1000	500	5.0	
2	2	4	2	2X	300	150	3	1000	500	10.0	
2	2	2	1	4X	500	125	2.5	1000	250	5.0	
2	4	4	1	4X (IQ)	300	75	3	1000	250	10.0	
1	2	4	1	4X	300	75	3	1000	250	10.0	

表 8-12. Interface Rates with Decimation Filter

表 8-13. Frame Assembly with Decimation Filter

PIN	LMFS = DECIN	4222, 2X IATION	L	MFS = Decin	2242, 2 IATION	x	LMFS = DECIN	2221, 4X IATION	L	MFS = ECIMA	2441, 4 TION (I	X Q)	LMFS = DECIMA	4421, 4X TION (IQ)	L	MFS = DECIN	1241, 4 ATION	X
DA0	A1 [15:8]	A1 [7:0]											AQ0 [15:8]	AQ0 [7:0]				
DA1	A0 [15:8]	A0 [7:0]	A0 [15:8]	A0 [7:0]	A1 [15:8]	A1 [7:0]	A0 [15:8]	A0 [7:0]	Al0 [15:8]	Al0 [7:0]	AQ0 [15:8]	AQ0 [7:0]	Al0 [15:8]	Al0 [7:0]	A0 [15:8]	A0 [7:0]	B0 [15:8]	B0 [7:0]
DA2																		
DA3																		
DB0	B1 [15:8]	B1 [7:0]											BQ0 [15:8]	BQ0 [7:0]				
DB1	B0 [15:8]	B0 [7:0]	B0 [15:8]	B0 [7:0]	B1 [15:8]	B1 [7:0]	B0 [15:8]	B0 [7:0]	BI0 [15:8]	BI0 [7:0]	BQ0 [15:8]	BQ0 [7:0]	BI0 [15:8]	BI0 [7:0]				
DB2																		
DB3																		



o	LM PTI	IFS ION	s			S PROGRAMMING			JESD LINK (LMFS) PROGRAMMING						
L	м	F	s	DECIMATI ON OPTIONS	DEC MODE EN, DECFIL EN ⁽¹⁾	DECFIL MODE[3:0] ⁽²⁾	JESD FILTER ⁽³⁾	JESD MODE ⁽⁴⁾	JESD PLL MODE ⁽⁵⁾	LANE SHARE ⁽⁶⁾	DA_BUS_ REORDER (7)	DB_BUS_ REORDER (8)	BUS_REO RDER EN1 ⁽⁹⁾	BUS_REO RDER EN2 ⁽¹⁰⁾	
4	2	1	1	No decimation	00	00	000	100	10	0	00h	00h	0	0	
4	2	4	4	No decimation	00	00	000	010	10	0	00h	00h	0	0	
8	2	2	4	No decimation (default after reset)	00	00	000	001	00	0	00h	00h	0	0	
4	4	2	1	4X (IQ)	11	0011 (LPF with f _S / 4 mixer)	111	001	00	0	0Ah	0Ah	1	1	
4	2	2	2	2X	11	0010 (LPF) or 0110 (HPF)	110	001	00	0	0Ah	0Ah	1	1	
2	2	4	2	2X	11	0010 (LPF) or 0110 (HPF)	110	010	10	0	0Ah	0Ah	1	1	
2	2	2	1	4X	11	0000, 0100, 1000, or 1100 (all BPFs with different center frequencies).	100	001	00	0	0Ah	0Ah	1	1	
2	4	4	1	4X (IQ)	11	0011 (LPF with an f _S / 4 mixer)	111	010	10	0	0Ah	0Ah	1	1	
1	2	4	1	4X	11	0000, 0100, 1000, or 1100 (all BPFs with different center frequencies)	100	010	10	1	0Ah	0Ah	1	1	

表 8-14. Program Summary of DDC Modes and JESD Link Configuration

(1) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4).

(2) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).

(3) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).

(4) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2:0).

(5) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).

(6) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).

(7) The DA_BUS_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).

(8) The DB_BUS_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).

(9) The BUS_REORDER EN1 register bit is located in the main digital page, register 052h (bit 7).

(10) The BUS_REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).

8.4.3.4.1 JESD Transmitter Interface

Each of the 10-Gbps SERDES JESD transmitter outputs requires ac coupling between the transmitter and receiver. The differential pair must be terminated with 100- Ω resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in \mathbb{X} 8-22.







8.4.3.4.2 Eye Diagrams

⊠ 8-23 to ⊠ 8-26 show the serial output eye diagrams of the ADS54J40 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.





8.5 Register Maps





図 8-27. Serial Interface Registers

The ADS54J40 contains two main SPI banks. The analog SPI bank gives access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). $\frac{1}{5}$ 8-15 lists a register map for the ADS54J40.



			表	8-15. Register Ma	ар			
REGISTER ADDRESS				REGISTER	t DATA ⁽¹⁾			
A[11:0] (Hex)	7	6	5	4	3	2	1	0
GENERAL REGIS	TERS	1	1		L			
0	RESET	0	0	0	0	0	0	RESET
1		1		JESD BANK PA	GE SEL1[7:0]			
2				JESD BANK PAC	GE SEL1[15:8]			
3				JESD BANK PA	AGE SEL[7:0]			
4				JESD BANK PA	GE SEL[15:8]			
5	0	0	0	0	0	0	0	DISABLE BROADCAST
11		1		ANALOG BAN	K PAGE SEL			
MASTER PAGE (8	0h)							
20		PDN AI	DC CHA			PDN A	ADC CHB	
21	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0
23		PDN AI	DC CHA		L	PDN A	ADC CHB	
24	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0
26	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
4F	0	0	0	0	0	0	0	EN INPUT DC COUPLING
53	0	0	0	0	0	0	EN SYSREF DC COUPLING	SET SYSREF
54	ENABLE MANUAL SYSREF	0	MASK SYSREF	MASK SYSREF	0	0	0	0
55	0	0	0	PDN MASK	0	0	0	0
59	FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0
ADC PAGE (0Fh)		1	1		L			
5F				FOVR THRESH	HOLD PROG			
MAIN DIGITAL PA	GE (6800h)							
0	0	0	0	0	0	0	0	PULSE RESET
40		1	1	IL ENGINE	EMODE		1	I
41	0	0	DECFIL MODE[3]	DECFIL EN	0		DECFIL MODE[2:0]	
42	0	0	0	0	0		NYQUIST ZONE	
43	0	0	0	0	0	0	0	FORMAT SEL

ADS54J40 JAJSED1C – MAY 2015 – REVISED DECEMBER 2020



表 8-15. Register Map (continued)

REGISTER ADDRESS	REGISTER DATA ⁽¹⁾								
A[11:0] (Hex)	7	6	5	4	3	2	1	0	
44	0				DIGITAL GAIN				
4B	0	0	FORMAT EN	0	0	CTRL IL ENGINE MODE	0	0	
4D	0	0	0	0	DEC MODE EN	0	0	CTRL FREEZE IL ENGINE	
4E	CTRL NYQUIST	0	IMPROVE IL PERF	0	0	0	0	0	
52	BUS_ REORDER EN1	0	0	0	0	0	0	DIG GAIN EN	
68			0			FREEZE IL ENGINE	()	
72	0	0	0	0	BUS_ REORDER EN2	0	0	0	
AB	0	0	0	0	0	0	0	LSB SEL EN	
AD	0	0	0	0	0	0	LSB SI	ELECT	
F7	0	0	0	0	0	0	0	DIG RESET	
JESD DIGITAL PAG	E (6900h)		-			-			
0	CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS	
1	SYNC REG	SYNC REG EN		JESD FILTER			JESD MODE		
2	LI	NK LAYER TESTMOI	DE	LINK LAYER RPAT	LMFC MASK RESET	0	0	0	
3	FORCE LMFC COUNT			LMFC COUNT INIT			RELEASE	LANE SEQ	
5	SCRAMBLE EN	0	0	0	0	0	0	0	
6	0	0	0		FRAM	IES PER MULTI FRAI	ME (K)		
7	0	0	0	0	SUBCLASS	0	0	0	
16	ALWAYS WRITE 1	0	0	LANE SHARE	0	0	0	0	
31	DA_BUS_REORDER[7:0]								
32	DB_BUS_REORDER[7:0]								
JESD ANALOG PAG	نE (JESD BANK PAGE SEL = 6A00h)								
12	SEL EMP LANE 1 ALWAYS WRITE 1 0								
13	SEL EMP LANE 0 0 0							0	
14			SEL EMI	P LANE 2			0	0	
15			SEL EM	P LANE 3			0	0	



表 8-15. Register Map (continued)

REGISTER ADDRESS				REGISTE	R DATA ⁽¹⁾			
A[11:0] (Hex)	7	6	5	4	3	2	1	0
16	0	0	0	0	0	0	JESD PL	L MODE
17	0	PLL RESET	LANE PDN 1	0	LANE PDN 0	0	0	0
1A	0	0	0	0	0	0	FOVR CHA	0
1B		JESD SWING		0	FOVR CHA EN	0	0	0
OFFSET READ PAG	GE (JESD BANK PAC	GE SEL = 6100h, JES	D BANK PAGE SEL	1 = 0000h)	.1	1	1	
68	FREEZE CORR	DC OFFSET CORR BW	DC OFFSET CORR BW	DC OFFSET CORR BW	DC OFFSET CORR BW	BYPASS CORR	ALWAYS WRITE 1	0
69	0	0	0	0	0	0	0	EXT CORR EN
74			ADC0_CORR	_INT_EST[7:0]				
75	0	0	0	0	0	ADO	C0_CORR_INT_EST[10:8]
76			ADC1_CORR	_INT_EST[7:0]				
77	0	0	0	0	0	ADO	C1_CORR_INT_EST[10:8]
78		1	ADC2_CORR	_INT_EST[7:0]	1			
79	0	0	0	0	0	ADO	C2_CORR_INT_EST[10:8]
7A			ADC3_CORR	_INT_EST[7:0]				
7B	0	0	0	0	0	ADO	C3_CORR_INT_EST[10:8]
OFFSET LOAD PAG	GE (JESD BANK PAC	SE SEL = 6100h, JES	D BANK PAGE SEL	1 = 0500h)		1		
00			ADC0_LOAD	_INT_EST[7:0]				
01	0	0	0	0	0	ADO	C0_CORR_INT_EST[10:8]
04			ADC1_LOAD	INT_EST[7:0]				
05	0	0	0	0	0	ADO	C1_CORR_INT_EST[10:8]
08		1	ADC2_LOAD	INT_EST[7:0]		1		
09	0	0	0	0	0	ADO	C2_CORR_INT_EST[10:8]
0C			ADC3_LOAD	INT_EST[7:0]		r		
0D	0 0 0 0				0	ADO	C3_CORR_INT_EST[^	10:8]
78h					0	IL ENGINE F	REEZE SECONDAR	Y CONTROL

(1) X = Don't care

8.5.1 Example Register Writes

This section provides three different example register writes. $\frac{1}{5}$ 8-16 describes a global power-down register write, $\frac{1}{5}$ 8-17 describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS = 4211), and $\frac{1}{5}$ 8-18 describes the register writes for 2X decimation with four active lanes (LMFS = 4222).

表 8-16. Global Power Down					
ADDRESS (Hex)	DATA (Hex)	COMMENT			
0-011h	80h	Set the master page			
0-026h	C0h	Set the global power-down			

ADDRESS (Hex)	DATA (Hex)	COMMENT				
4-004h	69h	Select the JESD digital page				
4-003h	00h	Select the JESD digital page				
6-001h	02h	Select the digital to 40X mode				
4-004h	6Ah	Select the JESD analog page				
6-016h	02h	Set the SERDES PLL to 40X mode				

表 8-17. Two Lanes per Channel Mode (LMFS = 4211)

表 8-18. 2X Decimation (LPF for Both Channels) with Four Active Lanes (LMFS = 4222)

ADDRESS (Hex)	DATA (Hex)	COMMENT
4-004h	68h	Select the main digital page (6800h)
4-003h	00h	Select the main digital page (6800h)
6-041h	12h	Set decimate-by-2 (low-pass filter)
6-04Dh	08h	Enable decimation filter control
6-072h	08h	BUS_REORDER EN2
6-052h	80h	BUS_REORDER EN1
6-000h	01h	Pulse the PLILSE PESET hit (so that register writes to the main digital page go into offect)
6-000h	00h	
4-004h	69h	Select the JESD digital page (6900h)
4-003h	00h	Select the JESD digital page (6900h)
6-031h	0Ah	Output bus reorder for channel A
6-032h	0Ah	Output bus reorder for channel B
6-001h	31h	Program the JESD MODE and JESD FILTER register bits for LMFS = 4222.

表 8-19 lists the access codes for the ADS54J40 registers.

表 8-19. ADS54J40 Ac	cess Type Codes
---------------------	-----------------

Access Type	Code	Description				
R	R	Read				
R-W	R/W	Read or write				
W	W	Write				
-n		Value after reset or the default value				



8.5.2 Register Descriptions

8.5.2.1 General Registers

8.5.2.1.1 Register 0h (address = 0h)

	図 8-22. Register 0h									
7 6 5 4 3 2 1 0										
RESET	0	0	0	0	0	0	RESET			
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h			

表 8-20. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0
6-1	0	W	0h	Must write 0
0	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0

8.5.2.1.2 Register 1h (address = 1h)

	図 8-23. Register 1h									
7	6	5	4	3	2	1	0			
			JESD BANK P	AGE SEL1[7:0]						
			R/W	V-0h						

表 8-21. Register 1h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL1[7:0]	R/W	0h	Program these bits to access the desired page in the JESD bank. 0000h = OFFSET READ Page 0500h = OFFSET LOAD Page

8.5.2.1.3 Register 2h (address = 2h)

図 8-24. Register 2h									
7	6	5	4	3	2	1	0		
			JESD BANK PA	GE SEL1[15:8]					
			R/W	/-0h					

表 8-22. Register 2h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL1[15:8]	R/W	0h	Program these bits to access the desired page in the JESD bank. 0000h = OFFSET READ Page 0500h = OFFSET LOAD Page

8.5.2.1.4 Register 3h (address = 3h)

凶 8-25. Register 3h									
7 6 5 4 3 2 1 0									
			JESD BANK F	PAGE SEL[7:0]					
			R/W	/-0h					



	A 0-25. Register 511 Fleta Descriptions							
Bit	Field	Туре	Reset	Description				
7-0	JESD BANK PAGE SEL[7:0]	R/W	Oh	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected 6100h = OFFSET READ or LOAD Page				

表 8-23. Register 3h Field Descriptions

8.5.2.1.5 Register 4h (address = 4h)

図 8-26. Register 4h

7	6	5	4	3	2	1	0
			JESD BANK P/	AGE SEL[15:8]			
			R/W	/-0h			

表 8-24. Register 4h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL[15:8]	R/W	Oh	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected 6100h = OFFSET READ or LOAD Page



8.5.2.1.6 Register 5h (address = 5h)

図 8-27. Register 5h									
7 6 5 4 3 2 1 0									
0	0	0	0	0	0	0	DISABLE BROADCAST		
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h		

表 8-25. Register 5h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	DISABLE BROADCAST	R/W	0h	 0 = Normal operation. Channel A and B are programmed as a pair. 1 = Channel A and B can be individually programmed based on the CH bit.

8.5.2.1.7 Register 11h (address = 11h)

図 8-28. Register 11h								
7	6	5	4	3	2	1	0	
	ANALOG PAGE SELECTION							
	R/W-0h							

表 8-26. Register 11h Field Descriptions

r			-	
Bit	Field	Туре	Reset	Description
7-0	ANALOG BANK PAGE SEL	R/W	0h	Program these bits to access the desired page in the analog bank. Master page = 80h ADC page = 0Fh

8.5.2.2 Master Page (080h) Registers

8.5.2.2.1 Register 20h (address = 20h), Master Page (080h)

🖾 8-29. Register 20h

7	6	5	4	3	2	1	0			
	PDN AD	OC CHA		PDN ADC CHB						
	R/W	′-0h			R/W					

表 8-27. Registers 20h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled through
3-0	PDN ADC CHB	R/W	0h	the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register bit 5 in address 26h. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. 0Fh = Power-down CHB only. F0h = Power-down CHA only. FFh = Power-down both.



8.5.2.2.2 Register 21h (address = 21h), Master Page (080h)

	図 8-30. Register 21h									
7	6	5	4	3	2	1	0			
PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0			
R/W	R/W-0h R/W-0h W-0h W-0h W-0h									

表 8-28. Register 21h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled through
5-4	PDN BUFFER CHA	R/W	Oh	the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. There are two buffers per channel. One buffer drives two ADC cores. PDN BUFFER CHx: 00 = Both buffers of a channel are active. 11 = Both buffers are powered down. 01–10 = Do not use.
3-0	0	W	0h	Must write 0.

8.5.2.2.3 Register 23h (address = 23h), Master Page (080h)

🖾 8-31. Register 23h

7	6	5	4	3	2	1	0	
	PDN AD	IC CHA		PDN ADC CHB				
	R/W	′-0h						

表 8-29. Register 23h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled through
3-0	PDN ADC CHB	R/W	Oh	the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. 0Fh = Power-down CHB only. F0h = Power-down CHA only. FFh = Power-down both.



8.5.2.2.4 Register 24h (address = 24h), Master Page (080h)

	図 8-32. Register 24h									
7	6	5	4	3	2	1	0			
PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0			
R/W	R/W-0h R/W-0h W-0h W-0h W-0h									

表 8-30. Register 24h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled through
5-4	PDN BUFFER CHA	R/W	Oh	the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. Power-down mask 2: addresses 23h and 24h. There are two buffers per channel. One buffer drives two ADC cores. PDN BUFFER CHx: 00 = Both buffers of a channel are active. 11 = Both buffers are powered down. 01–10 = Do not use.
3-0	0	W	0h	Must write 0.



8.5.2.2.5 Register 26h (address = 26h), Master Page (080h)

	表 8-31. Register 26h									
7	6	5	4	3	2	1	0			
GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0			
R/W-0h	R/W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h			

表 8-32. Register 26h Field Descriptions

Bit	Field	Туре	Reset	Description
7	GLOBAL PDN	R/W	0h	Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be programmed. 0 = Normal operation 1 = Global power-down through the SPI
6	OVERRIDE PDN PIN	R/W	0h	This bit ignores the power-down pin control. 0 = Normal operation 1 = Ignores inputs on the power-down pin
5	PDN MASK SEL	R/W	0h	This bit selects power-down mask 1 or mask 2. 0 = Power-down mask 1 1 = Power-down mask 2
4-0	0	W	0h	Must write 0

8.5.2.2.6 Register 4Fh (address = 4Fh), Master Page (080h)

表 8-33. Register 4Fh

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	EN INPUT DC COUPLING
W-0h	R/W-0h						

表 8-34. Register 4Fh Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	EN INPUT DC COUPLING	R/W	0h	The device has an internal biassing resistor of 600Ω from VCM to the INP and INM pins. A small common-mode current flows through these resistors causing approximately a 100-mV drop. To compense for the drop, the device raises the VCM voltage by 100-mV by default. This compensation is particularly helpful in AC-coupling applications where the common-mode voltage on the INP and INM pins is established by internal biasing resistors. In DC-coupling applications, because the common-mode voltage is established by an external circuit, there is no need to raise VCM by 100-mV. 0 = Device raises VCM voltage by 100 mV, useful in AC-coupling applications 1 = Device does not raise the VCM voltage, useful in DC-coupling applications.



8.5.2.2.7 Register 53h (address = 53h), Master Page (080h)

रू ठ-३३. Kegister ३३०									
7	6	5	4	3	2	1	0		
0	0	0	0	0	0	EN SYSREF DC COUPLING	SET SYSREF		
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	R/W-0h		

表 8-36. Register 53h Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	0	W	0h	Must write 0
1	EN SYSREF DC COUPLING	R/W	0h	This bit enables a higher common-mode voltage input on the SYSREF signal (up to 1.6 V). 0 = Normal operation 1 = Enables a higher SYSREF common-mode voltage support
0	MANUAL SYSREF	R/W	0h	The device has a feature to apply the SYSREF signal manually through the serial interface instead of the SYSREFP, SYSREFM pins. This application can be done by first setting the ENABLE MANUAL SYSREF register bit, then using the MANUAL SYSREF bit to set the SYSREF signal high or low.0 = Set SYSREF low 1 = Set SYSREF high

8.5.2.2.8 Register 54h (address = 54h), Master Page (080h)

🖾 8-33. Register 54h

7	6	5	4	3	2	1	0
ENABLE MANUAL SYSREF	0	MASK SYSREF	MASK SYSREF	0	0	0	0
R/W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

表 8-37. Register 54h Field Descriptions

Bit	Field	Туре	Reset	Description
7	ENABLE MANUAL SYSREF	R/W	0h	This bit enables manual SYSREF
6	0	W	0h	Must write 0
5-4	MASK SYSREF	R/W	0h	00 = Normal operation 11 = The SYSREF signal is ignored by the device irrespective of how the signal was applied (through a pin or manually by the serial interface) 01 and 10 = Not applicable
3-0	0	W	0h	Must write 0



8.5.2.2.9 Register 55h (address = 55h), Master Page (080h)

表 8-38. Register 55h

7	6	5	4	3	2	1	0
0	0	0	PDN MASK	0	0	0	0
W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

表 8-39. Register 55h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0
4	PDN MASK	R/W	0h	This bit enables power-down via a register bit. 0 = Normal operation 1 = Power-down is enabled by powering down the internal blocks as specified in the selected power-down mask
3-0	0	W	0h	Must write 0



8.5.2.2.10 Register 59h (address = 59h), Master Page (080h)

図 8-34. Register 59h								
7	6	5	4	3	2	1	0	
FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0	
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	

表 8-40. Register 59h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FOVR CHB	W	0h	This bit outputs the FOVR signal for channel B on the SDOUT pin. 0 = Normal operation 1 = The FOVR signal is available on the SDOUT pin
6	0	W	0h	Must write 0
5	ALWAYS WRITE 1	R/W	0h	Must write 1
4-0	0	W	0h	Must write 0

8.5.2.3 ADC Page (0Fh) Register

8.5.2.3.1 Register 5F (addresses = 5F), ADC Page (0Fh)

図 8-35. Kegister 5F									
7	6	5	4	3	2	1	0		
	FOVR THRESHOLD PROG								
	R/W-E3h								

表 8-41. Register 5F Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	FOVR THRESHOLD PROG	R/W	E3h	Program the fast OVR thresholds together for channel A and B, as described in the <i>Overrange Indication</i> section.



8.5.2.4 Main Digital Page (6800h) Registers

8.5.2.4.1 Register 0h (address = 0h), Main Digital Page (6800h)

	表 8-42. Register 0h											
7	6	5	4	3	2	1	0					
0	0	0	0	0	0	0	PULSE RESET					
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h					

表 8-43. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	PULSE RESET	R/W	Oh	This bit must be pulsed after power-up or after configuring registers in the main digital page of the JESD bank. Any register bits in the main digital page (6800h) take effect only after this bit is pulsed; see the <i>Start-Up Sequence</i> section for the correct sequence. 0 = Normal operation $0 \rightarrow 1 \rightarrow 0$ = This bit is pulsed

8.5.2.4.2 Register 40h (address = 40h), Main Digital Page (6800h)

	表 8-44. Register 40h											
7 6 5 4 3 2 1 0												
			IL ENGI	NE MODE								
			W	'-0h								

表 8-45. Register 40h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	IL ENGINE MODE	W	Oh	Specifies the Interleaving Engine Mode 0 = Interleaving Engine is enabled 8 = Interleaving Engine is disabled Other Values = Reserved Note that for this register setting to take effect, CTRL IL ENGINE field should be set to 1



8.5.2.4.3 Register 41h (address = 41h), Main Digital Page (6800h)

🖾 8-36. Register 41h

7	6	5	4	3	2	1	0
0	0	DECFIL MODE[3]	DECFIL EN	0	DI	ECFIL MODE[2	:0]
W-0h	W-0h	R/W-0h	R/W-0h	W-0h		R/W-0h	

表 8-46. Register 41h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0
5	DECFIL MODE[3]	R/W	0h	This bit selects the decimation filter mode. $\frac{8-47}{8-47}$ lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.
4	DECFIL EN	R/W	0h	This bit enables the digital decimation filter. 0 = Normal operation, full rate output 1 = Digital decimation enabled
3	0	W	0h	Must write 0
2-0	DECFIL MODE[2:0]	R/W	0h	These bits select the decimation filter mode. $\frac{1}{5}$ 8-47 lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.

表 8-47. DECFIL MODE Bit Settings

BITS (5, 2-0)	FILTER MODE	DECIMATION	
0000	Band-pass filter centered on $3 \times f_S / 16$	4X	
0100	Band-pass filter centered on $5 \times f_S / 16$	4X	
1000	Band-pass filter centered on $1 \times f_S / 16$	4X	
1100	Band-pass filter centered on 7 × f_S / 16	4X	
0010	Low-pass filter	2X	
0110	High-pass filter	2X	
0011	Low-pass filter with f _S /4 mixer	4X (IQ)	



8.5.2.4.4 Register 42h (address = 42h), Main Digital Page (6800h)

表 8-48. Register 42h

7	6	5	4	3	2	1	0
0	0	0	0	0		NYQUIST ZONE	
W-0h	W-0h	W-0h	W-0h	W-0h		R/W-0h	

表 8-49. Register 42h Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2-0	NYQUIST ZONE	R/W	Oh	The Nyquist zone must be selected for proper interleaving correction. The CONTROL NYQUIST register bit (register 4Eh, bit 7) must be enabled to use these bits. 000 = 1st Nyquist zone (0 MHz to 500 MHz) 001 = 2nd Nyquist zone (500 MHz to 1000 MHz) 010 = 3rd Nyquist zone (1000 MHz to 1500 MHz) All others = Not used

8.5.2.4.5 Register 43h (address = 43h), Main Digital Page (6800h)

🖾 8-37. Register 43h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FORMAT SEL
W-0h	R/W-0h						

表 8-50. Register 43h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	FORMAT SEL	R/W	0h	This bit changes the output format. Set the FORMAT EN bit to enable control using this bit. 0 = Twos complement 1 = Offset binary

8.5.2.4.6 Register 44h (address = 44h), Main Digital Page (6800h)

	図 8-38. Register 44h												
7	6	5	4	3	2	1	0						
0				DIGITAL GAIN									
R/W-0h				R/W-0h									

表 8-51. Register 44h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	R/W	0h	Must write 0
6-0	DIGITAL GAIN	R/W	0h	These bits set the digital gain setting. The DIG GAIN EN register bit (register 52h, bit 0) must be enabled to use these bits. Gain in dB = 20log (digital gain / 32) 7Fh = 127 equals a digital gain of 9.5 dB



8.5.2.4.7 Register 4Bh (address = 4Bh), Main Digital Page (6800h)

	図 8-39. Register 4Bh												
7	6	5	4	3	2	1	0						
0	0	FORMAT EN	0	0	CTRL IL ENGINE MODE	0	0						
W-0h	W-0h	R/W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h						

表 8-52. Register 4Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0
5	FORMAT EN	R/W	0h	This bit enables control for data format selection using the FORMAT SEL register bit. 0 = Default, output is in twos complement format 1 = Output is in offset binary format after the FORMAT SEL bit is set
4-3	0	W	oh	Must write 0
2	CTRL IL ENGINE MODE	R/W	0h	This bit enables control of interleaving engine mode selection using the IL ENGINE Mode register field. 0 = Default. IL Engine Mode (IL Engine enabled) 1 = IL Engine Mode is determined from IL ENGINE MODE field setting.
1-0	0	W	0h	Must write 0

8.5.2.4.8 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

🖾 8-40. Register 4Dh	
----------------------	--

7	6	5	4	3	2	1	0
0	0	0	0	DEC MOD EN	0	0	CTRL FREEZE IL ENGINE
W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	R/W-0h

表 8-53. Register 4Dh Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	DEC MOD EN	R/W	0h	This bit enables control of decimation filter mode through the DECFIL MODE[3:0] register bits. 0 = Default 1 = Decimation mode control is enabled
2-1	0	W	0h	Must write 0
0	CTRL FREEZE IL ENGINE	R/W	0h	This bit enables control of interleaving engine freeze/unfreeze state using the FREEZE IL ENGINE register field. 0 = IL Engine continues in its current state (either frozen or unfrozen). 1 = IL Engine state enters a frozen or unfrozen state base on FREEZE IL ENGINE register field setting.



8.5.2.4.9 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

	図 8-41. Register 4Eh										
7	6	5	4	3	2	1	0				
CTRL NYQUIST	0	IMPROVE IL PERF	0	0	0	0	0				
R/W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h				

表 8-54. Register 4Eh Field Descriptions

Bit	Field	Туре	Reset	Description
7	CTRL NYQUIST	R/W	0h	This bit enables selecting the Nyquist zone using register 42h, bits 2-0. 0 = Selection disabled 1 = Selection enabled
6	0	W	0h	Must write 0
5	IMPROVE IL PERF	R/W	Oh	Improves interleaving performance. Effective only for input frequencies that are within +/- fs / 64 band centered at n * fs / 8 (n = 1, 2, 3 or 4). For example, at a 1-Gsps sampling rate, this bit may improve IL performance when the input frequencies fall within +/- 15.625 MHz band located at 125 MHz, 250 MHz, 375 MHz and 500 MHz. 0 = Default 1 = Improves IL performance for certain input frequenies
6-0	0	W	0h	Must write 0

8.5.2.4.10 Register 52h (address = 52h), Main Digital Page (6800h)

🖾 8-42. Register 52h

7	6	5	4	3	2	1	0
BUS_REORD ER_EN1	0	0	0	0	0	0	DIG GAIN EN
R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

表 8-55. Register 52h Field Descriptions

Bit	Field	Туре	Reset	Description
7	BUS_REORDER_EN1	R/W	0h	Must write 1 in DDC mode only
6-1	0	W	0h	Must write 0
0	DIG GAIN EN	R/W	Oh	Enables selecting the digital gain for register 44h. 0 = Digital gain disabled 1 = Digital gain enabled



8.5.2.4.11 Register 68h (address = 68h), Main Digital Page (6800h)

🖾 8-43. Register 68h

7	6	5	4	3	2 1		0
		0			FREEZE IL ENGINE	()
		W-0h			W-0h	W-	0h

表 8-56. Register 68h Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2	FREEZE IL ENGINE	W	Oh	 IL Engine Freeze/Unfreeze Configuration. 0 = IL Engine is unfrozen (i.e. Interleaving Mismatch estimation is resumed) 1 = IL Engine is frozen (i.e. Interleaving Mismatch estimation is frozen, correction continues with estimates computed prior to freeze) Note - 1. Value specified here takes effect when CTRL FREEZE IL ENGINE is 1. 2. For IL Engine to be frozen, register field IL ENGINE FREEZE SECONDARY CONTROL should be set to 0 3. Unlike other register fields in the Main Digital Page, FREEZE IL ENGINE does not need a PULSE RESET to take effect. FREEZE IL ENGINE can be asserted/deasserted at any time and the setting takes effect immediatel
1-0	0	W	0h	Must write 0

8.5.2.4.12 Register 72h (address = 72h), Main Digital Page (6800h)

🛛 8-44. Register 72h

7	6	5	4	3	2	1	0
0	0	0	0	BUS_REORDER_EN2	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

表 8-57. Register 72h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	BUS_REORDER_EN2	R/W	0h	Must write a 1 in DDC mode only
2-0	0	W	0h	Must write 0



8.5.2.4.13 Register ABh (address = ABh), Main Digital Page (6800h)

	図 8-45. Register ABh								
7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	LSB SEL EN		
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h		

表 8-58. Register ABh Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	LSB SEL EN	R/W	0h	Enable control for the LSB SELECT register bit. 0 = Default 1 = LSB of the 16-bit data (14-bit ADC data padded with two 0s as the LSBs) can be programmed as fast OVR using the LSB SELECT register bit.

8.5.2.4.14 Register ADh (address = ADh), Main Digital Page (6800h)

図 8-46. Register ADh									
7 6 5 4 3 2 1 0									
0	0 0 0 0 0 0 LSB SELECT								
W-0h	W-0h W-0h W-0h W-0h R/W-0h								

表 8-59. Register ADh Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1-0	LSB SELECT	R/W	0h	These bits enable the output of the FOVR flag instead of the output data LSB. Ensure that LSB SEL EN register bit is set to 1. 00 = Output is 16-bit data (14-bit ADC data padded with two 0s as LSBs) 11 = LSB of 16-bit output data is replaced by the FOVR information for each channel.

8.5.2.4.15 Register F7h (address = F7h), Main Digital Page (6800h)

🖾 8-47. Register F7h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DIG RESET
W-0h							

表 8-60. Register F7h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	DIG RESET	W	0h	This bit is the self-clearing reset for the digital block and does not include interleaving correction. 0 = Normal operation 1 = Digital reset



8.5.2.5 JESD Digital Page (6900h) Registers

8.5.2.5.1 Register 0h (address = 0h), JESD Digital Page (6900h)

図 8-48. Register 0h									
7	6	5	4	3	2	1	0		
CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS		
R/W-0h	W-0h	W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

表 8-61. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7	CTRL K	R/W	Oh	Thib bit is the enable bit for a number of frames per multi frame. 0 = Default is five frames per multi frame 1 = Frames per multi frame can be set in register 06h
6-5	0	W	0h	Must write 0
4	TESTMODE EN	R/W	0h	This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification. 0 = Test mode disabled 1 = Test mode enabled
3	FLIP ADC DATA	R/W	0h	0 = Normal operation 1 = Output data order is reversed: MSB to LSB.
2	LANE ALIGN	R/W	0h	This bit inserts the lane alignment character (K28.3) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts lane alignment characters
1	FRAME ALIGN	R/W	0h	This bit inserts the lane alignment character (K28.7) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts frame alignment characters
0	TX LINK DIS	R/W	0h	This bit disables sending the initial link alignment (ILA) sequence when SYNC is de-asserted. 0 = Normal operation 1 = ILA disabled



8.5.2.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)

🗵 8-49. Register 1h

7	6	5	4	3	2	1	0
SYNC REG	SYNC REG EN		JESD FILTER			JESD MODE	
R/W-0h	R/W-0h		R/W-0h			R/W-01h	

表 8-62. Register 1h Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYNC REG	R/W	0h	This bit is the register control for the sync request. 0 = Normal operation 1 = ADC output data are replaced with K28.5 characters; the SYNC REG EN register bit must also be set to 1
6	SYNC REG EN	R/W	0h	This bit enables register control for the sync request. 0 = Use the SYNC pin for sync requests 1 = Use the SYNC REG register bit for sync requests
5-3	JESD FILTER	R/W	0h	These bits and the JESD MODE bits set the correct LMFS configuration for the JESD interface. The JESD FILTER setting must match the configuration in the decimation filter page. 000 = Filter bypass mode See 表 8-63 for valid combinations for register bits JESD FILTER along with JESD MODE.
2-0	JESD MODE	R/W	01h	These bits select the number of serial JESD output lanes per ADC. The JESD PLL MODE register bit located in the JESD analog page must also be set accordingly. 001 = Default after reset(Eight active lanes) See 表 8-63 for valid combinations for register bits JESD FILTER along with JESD MODE.

表 8-63. Valid Combinations for JESD FILTER and JESD MODE Bits

REGISTER BIT JESD FILTER	REGISTER BIT JESD MODE	DECIMATION FACTOR	NUMBER OF ACTIVE LANES PER DEVICE
000	100	No decimation	Four lanes are active
000	010	No decimation	Four lanes are active
000	001	No decimation (default after reset)	Eight lanes are active
111	001	4X (IQ)	Four lanes are active
110	001	2X	Four lanes are active
110	010	2X	Two lanes are active
100	001	4X	Two lanes are active
111	010	4X (IQ)	Two lanes are active
100	010	4X	One lane is active



8.5.2.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

🛛 8-50. Register 2h

7	6	5	4	3	2	1	0
LINK LAYER TESTMODE		LINK LAYER RPAT	LMFC MASK RESET	0	0	0	
R/W-0h R/W-0h		R/W-0h	W-0h	W-0h	W-0h		

表 8-64. Register 2h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	LINK LAYER TESTMODE	R/W	Oh	These bits generate a pattern as per section 5.3.3.8.2 of the JESD204B document. 000 = Normal ADC data 001 = D21.5 (high-frequency jitter pattern) 010 = K28.5 (mixed-frequency jitter pattern) 011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences) 100 = 12-octet RPAT jitter pattern All others = Not used
4	LINK LAYER RPAT	R/W	0h	This bit changes the running disparity in the modified RPAT pattern test mode (only when the link layer test mode = 100). 0 = Normal operation 1 = Changes disparity
3	LMFC MASK RESET	R/W	0h	This bit masks the LMFC reset coming to the digital block. 0 = LMFC reset is not masked 1 = Ignore the LMFC reset request
2-0	0	W	0h	Must write 0



8.5.2.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

🛛 8-51. Register 3h

7	6	5	4	3	2	1	0
FORCE LMFC COUNT		LI	MFC COUNT IN	IT		RELEASE	ILANE SEQ
R/W-0h			R/W	V-0h			

表 8-65. Register 3h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FORCE LMFC COUNT	R/W	0h	This bit forces the LMFC count. 0 = Normal operation 1 = Enables using a different starting value for the LMFC counter
6-2	LMFC COUNT INIT	R/W	0h	When SYSREF transmits to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the receiver can be synchronized early because it receives the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.
1-0	RELEASE ILANE SEQ	R/W	0h	These bits delay the generation of the lane alignment sequence by 0, 1, 2, or 3 multi frames after the code group synchronization. 00 = 0 01 = 1 10 = 2 11 = 3

8.5.2.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

🛛 8-52. Register 5h

7	6	5	4	3	2	1	0
SCRAMBLE EN	0	0	0	0	0	0	0
R/W-0h	W-0h						

表 8-66. Register 5h Field Descriptions

Bit	Field	Туре	Reset	Description
7	SCRAMBLE EN	R/W	0h	This bit is the scramble enable bit in the JESD204B interface. 0 = Scrambling disabled 1 = Scrambling enabled
6-0	0	W	0h	Must write 0

8.5.2.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

🛛 8-53. Register 6h

7	6	5	4	3	2	1	0
0	0	0		FRAME	ES PER MULTI FR	AME (K)	
W-0h	W-0h	W-0h			R/W-8h		

表 8-67. Register 6h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0
4-0	FRAMES PER MULTI FRAME (K)	R/W	8h	These bits set the number of multi frames. Actual K is the value in hex + 1 (that is, 0Fh is K = 16).

8.5.2.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

	図 8-54. Register 7h											
7 6 5 4 3 2 1 0												
0	0	0	0	SUBCLASS	0	0	0					
W-0h	W-0h	W-0h	W-0h	R/W-1h	W-0h	W-0h	W-0h					

.

表 8-68. Register 7h Field Descriptions

Bit	Field	Туре	Reset	Description				
7-4	0	W	0h	Must write 0				
3	SUBCLASS	R/W	1h	This bit sets the JESD204B subclass. 000 = Subclass 0 is backward compatible with JESD204A 001 = Subclass 1 deterministic latency using the SYSREF signal				
2-0	0	W	0h	Must write 0				

8.5.2.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

🖾 8-55. Register 16h

7	6	5	4	3	2	1	0
1	0	0	LANE SHARE	0	0	0	0
W-1h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

表 8-69. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description
7	1	W	1h	Must write 1
6-5	0	W	0h	Must write 0
4	LANE SHARE	R/W	0h	When using decimate-by-4, the data of both channels are output over one lane (LMFS = 1241). 0 = Normal operation (each channel uses one lane) 1 = Lane sharing is enabled, both channels share one lane (LMFS = 1241)
3-0	0	W	0h	Must write 0


8.5.2.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)

図 8-56. Register 31h										
7 6 5 4 3 2 1 0										
	DA_BUS_REORDER[7:0]									
			R/W	/-0h						

表 8-70. Register 31h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DA_BUS_REORDER[7:0]	R/W	0h	Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. \pm 8-14 lists the supported combinations of these bits.

8.5.2.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)

図 8-57. Register 32h									
7	6	5	4	3	2	1	0		
	DB_BUS_REORDER[7:0]								
			R/W	/-0h					

表 8-71. Register 32h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DB_BUS_REORDER[7:0]	R/W	Oh	Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. \pm 8-14 lists the supported combinations of these bits.



8.5.2.6 JESD Analog Page (6A00h) Registers

8.5.2.6.1 Register 12h (address = 12h), JESD Analog Page (6A00h)

TBD I separated this register since it is now different from the rest

🖾 8-58. Register 12h

7	6	5	4	3	2	1	0
		SEL EMF	PLANE 1			ALWAYS WRITE 1	0
		R/W	/-0h			W-0h	W-0h

Bit	Field	Туре	Reset	Description
7-2	SEL EMP LANE 1, 0, 2, or 3	R/W	Oh	These bits select the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. 000000 = 0 dB 000001 = -1 dB 000011 = -2 dB 000111 = -4.1 dB 001111 = -6.2 dB 011111 = -8.2 dB 111111 = -11.5 dB
1	ALWAYS WRITE 1	W	0h	1 = Always write 1
0	0	W	0h	0 = Must write 0

表 8-72. Register 12h Field Descriptions



8.5.2.6.2 Registers 13h-15h (addresses = 13h-5h), JESD Analog Page (6A00h)

図 8-59. Register 13h									
7	6	5	4	3	2	1	0		
	SEL EMP LANE 0 0 0								
R/W-0h						W-0h	W-0h		

🖾 8-60. Register 14h

7	6	5	4	3	2	1	0
SEL EMP LANE 2						0	0
	R/W-0h						W-0h

🖾 8-61. Register 15h

				<u> </u>			
7	6	5	4	3	2	1	0
SEL EMP LANE 3						0	0
		R/W	/-0h			W-0h	W-0h

表 8-73. Registers 13h-15h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	SEL EMP LANE x (where x = 1, 0, 2, or 3)	R/W	Oh	These bits select the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. 000000 = 0 dB 000001 = -1 dB 000011 = -2 dB 000111 = -4.1 dB 001111 = -6.2 dB 011111 = -8.2 dB 111111 = -11.5 dB
1-0	0	W	0h	Must write 0

Copyright © 2021 Texas Instruments Incorporated



8.5.2.6.3 Register 16h (address = 16h), JESD Analog Page (6A00h)

🖾 8-62. Register 16h 7 6 5 4 3 2 0 1 0 0 0 0 0 JESD PLL MODE 0 W-0h W-0h W-0h W-0h W-0h R/W-0h W-0h

表 8-74. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1-0	JESD PLL MODE	R/W	Oh	These bits select the JESD PLL multiplication factor and must match the JESD MODE setting. 00 = 20X mode, four lanes per ADC 01 = Not used 10 = 40X mode, two lanes per ADC 11 = Not used 表 8-14 lists a programming summary of the DDC modes and JESD link configuration.

8.5.2.6.4 Register 17h (address = 17h), JESD Analog Page (6A00h)

🖾 8-63. Register 17h

7	6	5	4	3	2	1	0
0	PLL RESET	LANE PDN 1	0	LANE PDN 0	0	0	0
W-0h	R/W-0h	R/W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

表 8-75. Register 17h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	W	0h	Must write 0
6	PLL RESET	R/W	Oh	Pulse this bit after powering up the device; see $ \frac{1}{8} $ 9-1. 0 = Default 0 \rightarrow 1 \rightarrow 0 = The PLL RESET bit is pulsed.
5	LANE PDN 1	R/W	0h	This bit powers down unused SERDES lanes DA0, DA3, DB0, and DB3 in certain LMFS settings (applicable for LMFS = 4244, 2242, 2441, 4211, and 2221). Powering down unused lanes puts the SERDES buffers in tri-state moe and saves approximately 15-mA current on the IOVDD supply. This bit must be used with LANE PDN 0 to take effect. 0 = Default 1 = DA0, DB0, DA3 and DB3 are powered down4
4	0	W	0h	Must write 0
3	LANE PDN 0	R/W	Oh	This bit powers down unused SERDES lanes DA0, DA3, DB0, and DB3 in certain LMFS settings (applicable for LMFS = 4244, 2242, 2441, 4211, and 2221). Powering down unused lanes puts the SERDES buffers in tri-state moe and saves approximately 15-mA current on the IOVDD supply.This bit must be used with LANE PDN 1 to take effect. 0 = Dafult 1 = DA0, DB0, DA3 and DB3 are powered down4
2-0	0	W	0h	Must write 0



8.5.2.6.5 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)

			🖾 8-64. Re	gister 1Ah			
7	6	5	4	3	2	1	0
0	0	0	0	0	0	FOVR CHA	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

表 8-76. Register 1Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1	FOVR CHA	R/W	0h	This bit outputs the FOVR signal for channel A on the PDN pin. FOVR CHA EN (register 1Bh, bit 3) must be enabled for this bit to function. 0 = Normal operation 1 = The FOVR signal of channel A is available on the PDN pin
0	0	W	0h	Must write 0

8.5.2.6.6 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

			🖾 8-65. Re	egister 1Bh			
7	6	5	4	3	2	1	0
	JESD SWING		0	FOVR CHA EN	0	0	0
	R/W-0h		W-0h	R/W-0h	W-0h	W-0h	W-0h

表 8-77. Register 1Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	JESD SWING	R/W	Oh	These bits select the output amplitude V_{OD} (mV _{PP}) of the JESD transmitter (for all lanes). 0 = 860 mV _{PP} 1 = 810 mV _{PP} 2 = 770 mV _{PP} 3 = 745 mV _{PP} 4 = 960 mV _{PP} 5 = 930 mV _{PP} 6 = 905 mV _{PP} 7 = 880 mV _{PP}
4	0	W	0h	Must write 0
3	FOVR CHA EN	R/W	0h	This bit enables overwrites of the PDN pin with the FOVR signal from channel A. 0 = Normal operation 1 = PDN is overwritten
2-0	0	R/W	0h	Must write 0



8.5.2.7 Offset Read Page (JESD BANK PAGE SEL = 6100h, JESD BANK PAGE SEL1 = 0000h) Registers

8.5.2.7.1 Register 068h (address = 068h), Offset Read Page

	図 8-66. Register 068h								
7	6	5	4	3	2	1	0		
FREEZE CORR	DC OFFSET CORR BW	DC OFFSET CORR BW	DC OFFSET CORR BW	DC OFFSET CORR BW	BYPASS CORR	ALWAYS WRITE 1	0		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	W-0h		

表 8-78. Register 068h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FREEZE CORR	R/W	0h	Offset correction block is enabled by default. Set this bit to freeze the block. 0 = Default after reset 1 = Offset correction block is frozen See the <i>DC Offset Correction Block in the ADS54J40ADS54J40W</i> section for details.
6-3	DC OFFSET CORR BW	R/W	Oh	These bits allow the user to program the 3-dB bandwidth of the notch filter centered around k x fs4/ 4 (k = 0, 1, 2). The notch filter is a first-order digital filter with 3-dB bandwidth: 3-dB bandwidth normalized to fs 0 = 2.99479E-07 1 = 1.4974E-07 2 = 7.48698E-08 3 = 3.74349E-08 4 = 1.87174E-08 5 = 9.35872E-09 6 = 4.67936E-09 7 = 2.33968E-09 8 = 1.16984E-09 9 = 5.8492E-10 10 = 2.9246E-10 11 = 1.4623E-10 For example, at fs = 1 GSPS,if DC OFFSET CORR BW is set to 1, the notch filter has a 3-dB bandwidth of 149.74 Hz.
2	BYPASS CORR	R/W	0h	0 = Default after reset 1 = Offset correction block is bypassed See the <i>DC Offset Correction Block in the ADS54J40ADS54J40W</i> section for details.
1	ALWAYS WRITE 1	R/W	0h	Always write 1
0	0	W	0h	Must write 0



8.5.2.7.2 Register 069h (address = 069h), Offset Read Page

			🖾 8-67. Re	gister 069h			
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	EXT CORR EN
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

表 8-79. Register 069h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	EXT CORR EN	R/W	Oh	Enables loading of external estimate into offset correction block. 0 = Default after reset (device uses internal estimate for offset correction) 1 = External estimate can be loaded by using the ADCx_LOAD_EXT_EST register bits See the <i>DC Offset Correction Block in the</i> <i>ADS54J40ADS54J40W</i> section for details.

8.5.2.7.3 Registers 074h, 076h, 078h, 7Ah (address = 074h, 076h, 078h, 7Ah), Offset Read Page

図 8-68. Registers 074h, 076h, 078h, 7Ah

7	6	5	4	3	2	1	0
	ADCx_CORR_INT_EST[5:0]						Х
			n/a	n/a			

表 8-80. Registers 074h, 076h, 078h, 7Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	ADCx_CORR_INT_EST[5:0]	R/W	0h	Internal estimate for all four interleaving ADC cores of the dc offset corrector block can be read from these bits. Keep the R/W bit set to 1 when reading from these registers. See the DC Offset Correction Block in the ADS54J40ADS54J40W section for details.
1-0	x	n/a	n/a	Don't care

8.5.2.7.4 Registers 075h, 077h, 079h, 7Bh (address = 075h, 077h, 079h, 7Bh), Offset Read Page

図 8-69. Registers 075h, 077h, 079h, 7Bh

7	6	5	4	3	2	1	0
0	0	0	0	0	ADC>	CORR_INT_ES	GT[8:6]
W-0h	W-0h	W-0h	W-0h	W-0h		R/W-0h	

表 8-81. Registers 075h, 077h, 079h, 7Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2-0	ADCx_CORR_INT_EST[8:6]	R/W	0h	Internal estimate for all four interleaving ADC cores of the dc offset corrector block can be read from these bits. Keep the R/W bit set to 1 when reading from these registers. See the DC Offset Correction Block in the ADS54J40ADS54J40W section for details.



8.5.2.8 Offset Load Page (JESD BANK PAGE SEL= 6100h, JESD BANK PAGE SEL1 = 0500h) Registers 8.5.2.8.1 Registers 00h, 04h, 08h, 0Ch (address = 00h, 04h, 08h, 0Ch), Offset Load Page

図 8-70. Registers 00h, 04h, 08h, 0Ch

7	6	5	4	3	2	1	0
			Х	Х			
		R/W		n/a	n/a		

表 8-82. Registers 00h, 04h, 08h, 0Ch Field Descriptions

Bit	Field	Туре	Reset	Description
5-0	ADCx_LOAD_EXT_EST[5:0]	R/W	0h	External estimate can be loaded into the dc offset corrector blocks for all four interleaving ADC cores. See the <i>DC Offset Correction Block in the</i> <i>ADS54J40ADS54J40W</i> section for details.
1-0	X	n/a	n/a	Don't care

8.5.2.8.2 Registers 01h, 05h, 09h, 0Dh (address = 01h, 05h, 09h, 0Dh), Offset Load Page

図 8-71. Registers 01h, 05h, 09h, 0Dh							
7	6	5	4	3	2	1	0
0	0	0	0	0	ADCx	_LOAD_EXT_ES	T[8:6]
W-0h	W-0h	W-0h	W-0h	W-0h		R/W-0h	

表 8-83. Registers 01h, 05h, 09h, 0Dh Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2-0	ADCx_CORR_INT_EST[8:6]	R/W	0h	External estimate can be loaded into the dc offset corrector blocks for all four interleaving ADC cores. See the <i>DC Offset Correction Block in the</i> <i>ADS54J40ADS54J40W</i> section for details.



8.5.2.8.3 Registers 78h (address = 78h), Offset Load Page

図 8-72. Registers 078h							
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	IL ENGINE FREEZE SECONDARY CONTROL
W	W	W	W	W	W	W	R/W

表 8-84. Registers 078h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	IL ENGINE FREEZE SECONDARY CONTROL	R/W	0h	Whenever IL ENGINE freeze is required, this bit needs to be set to 0.



9 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information



9.1.1 Start-Up Sequence

The steps described in 表 9-1 are recommended as the power-up sequence with the ADS54J40 in 20X mode (LMFS = 8224).

STEP	SEQUENCE	DESCRIPTION	PAGE BEING PROGRAMMED	COMMENT				
1	Power-up the device	Bring up IOVDD to 1.15 V before applying power to DVDD. Bring up DVDD to 1.9 V, AVDD to 1.9 V, and AVDD3V to 3.0 V.	_	See the <i>Power Sequencing and Initialization</i> section for power sequence requirements.				
		Hardware reset						
		Apply a hardware reset by pulsing pin 48 (low \rightarrow high \rightarrow low).	_	A hardware reset clears all registers to their default values.				
		Register writes are equivalent to a hardware reset.						
		Write address 0 000b with 81b	Conoral register	Reset registers in the ADC and master pages of the analog bank.				
2	Reset the device		General register	This bit is a self-clearing bit.				
		Write address 4-001h with 00h and address 4-002h with 00h.	Unused page	Clear any unwanted content from the unused pages of the JESD bank.				
		Write address 4-003h with 00h and address 4-004h with 68h.	_	Select the main digital page of the JESD bank.				
		Write address 6-0E7b with 01b for channel A		Use the DIG RESET register bit to reset all pages in the JESD bank.				
			(JESD bank)	This bit is a self-clearing bit.				
		Write address 6-000h with 01h, then address 6-000h with 00h.		Pulse the PULSE RESET register bit for channel A.				
		Write address 0-011h with 80h.	_	Select the master page of the analog bank.				
3	Performance modes	Write address 0-059h with 20h.	Master page (analog bank)	Set the ALWAYS WRITE 1 bit.				
		Default register writes for DDC modes and JESD link configuration (LMFS 8224).						
		Write address 4-003h with 00h and address 4-004h with 69h.	_	Select the JESD digital page.				
		Write address 6-000h with 80h.	JESD	Set the CTRL K bit for both channels by programming K according to the SYSREF signal later on in the sequence.				
		JESD link is configured with LMFS = 8224 by default with no decimation.	(JESD bank)	See \pm 8-14 for configuring the JESD digital page registers for the desired LMFS and programming appropriate DDC mode.				
		Write address 4-003h with 00h and address 4-004h with 6Ah.	—	Select the JESD analog page.				
4	Program desired registers for decimation options and JESD link configuration	JESD link is configured with LMFS = 8224 by default with no decimation.	JESD	See \pm 8-14 for configuring the JESD analog page registers for the desired LMFS and programming appropriate DDC mode.				
	··········g-··-···	Write address 6-017h with 40h.	analog page (JESD bank)	PLL reset.				
		Write address 6-017h with 00h.		PLL reset clear.				
		Write address 4-003h with 00h and address 4-004h with 68h.	_	Select the main digital page.				
		JESD link is configured with LMFS = 8224 by default with no decimation.	Main digital page	See \pm 8-14 for configuring the main digital page registers for the desired LMFS and programming appropriate DDC mode.				
		Write address 6-000h with 01h and address 6-000h with 00h.	(JESD bank)	Pulse the PULSE RESET register bit. All settings programmed in the main digital page take effect only after this bit is pulsed.				
	Sat the value of K and the	Write address 4-003h with 00h and address 4-004h with 69h.	-	Select the JESD digital page.				
5	5 Set the value of K and the 5 SYSREF signal frequency accordingly	Write address 6-006h with XXh (choose the value of K).	JESD digital page (JESD bank)	See the SYSREF Signal section to choose the correct frequency for SYSREF.				

表 9-1. Initialization Sequence



表 9-1. Initialization Sequence (continued)

STEP	SEQUENCE	DESCRIPTION	PAGE BEING PROGRAMMED	COMMENT
		Pull the SYNCB pin (pin 63) low.		Transmit K28.5 characters.
6	JESD lane alignment	Pull the SYNCB pin high.] –	After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data.



9.1.2 Hardware Reset

 \boxtimes 9-1 and \cancel{a} 9-2 show the timing for a hardware reset.



図 9-1. Hardware Reset Timing Diagram

表 9-2. Timing Requirements

		MIN	TYP MAX	UNIT
t ₁	Power-on delay: delay from power-up to an active high RESET pulse	1		ms
t ₂	Reset pulse duration: active high RESET pulse duration	10		ns
t ₃	Register write delay: delay from RESET disable to SEN active	100		ns

9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in \neq 4. The quantization noise is typically not noticeable in pipeline converters and is 86 dBFS for a 14-bit ADC. The thermal noise limits SNR at low input frequencies and the clock jitter sets SNR for higher input frequencies.

$$SNR_{ADC}[dBc] = -20\log_{10} \left(10^{-\frac{SNR_{Quantization Noise}}{20}} \right)^{2} + \left(10^{-\frac{SNR_{Thermal Noise}}{20}} \right)^{2} + \left(10^{-\frac{SNR_{Jitter}}{20}} \right)^{2}$$
(4)

The SNR limitation resulting from sample clock jitter can be calculated by ± 5 :

$$SNR_{Jitter}[dBc] = -20log(2\pi \times f_{in} \times T_{Jitter})$$
⁽⁵⁾

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (130 fs) is set by the noise of the clock input buffer and the external clock jitter. T_{Jitter} can be calculated by $\gtrsim 6$:

$$T_{jitter} = \sqrt{\left(T_{jitter, Ext_Clock_Input}\right)^2 + \left(T_{Aperture_ADC}\right)^2} \tag{6}$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as bandpass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.



The ADS54J40 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120 f_S . SNR, depending on the amount of external jitter for different input frequencies, is shown in \boxtimes 9-2.



図 9-2. SNR versus Input Frequency and External Clock Jitter

9.1.4 DC Offset Correction Block in the ADS54J40

The ADS54J40 employs eight dc offset correction blocks (four per channel, one per interleaving core). \boxtimes 9-3 shows a dc correction block diagram.



Image: Section Block Diagram

The purpose of the dc offset correction block is to correct the dc offset of interleaving cores that mainly arise the from amplifier in the first pipeline stage. Any mismatch in dc offset among interleaving cores results in spurs at $f_S / 4$ and $f_S / 2$. The dc offset correction blocks estimate and correct the dc offset of the individual core, to an ideal mid-code value, and thereby remove the effect of offset mismatch.

The dc offset correction block can correct the dc offset of individual core up to ±1024 codes.

In applications involving dc-coupling between the ADC and the driver, the dc offset correction block can either be *bypassed* or *frozen* because the block cannot distinguish the external dc signal from the internal dc offset. \boxtimes 9-4



shows that when by passed, the internal dc mismatch appears at dc, and the f_S / 4 and f_S / 2 frequency points and can be as big as –40 dBFS.



図 9-4. FFT After Bypassing the DC Offset Correction Block

9.1.4.1 Freezing the DC Offset Correction Block

After the device is powered up, the dc offset correction block estimates the internal dc offset with the idle channel input before the block is frozen. When frozen, the correction block holds the last estimated value that belongs to the internal dc offset. After the correction block is frozen, an external signal can be applied.

9.1.4.2 Effect of Temperature

The internal dc offset of the individual cores changes with temperature, resulting in f_S / 4 and f_S / 2 spurs appearing again in the spectrum at a different temperature.

Variation of the $f_S / 4$ Spur Over Temperature shows the variation of the $f_S / 4$ spur over temperature for a typical device.



The offset correction block was frozen at room temperature, then the temperature was varied from -40°C to +85°C.

図 9-5. Variation of the f_S / 4 Spur Over Temperature

Although some systems can accept such a variation in the $f_S / 4$ and $f_S / 2$ spurs across temperature, other systems may require the internal dc offset profile to be calibrated with temperature. To achieve the calibration of internal dc offset, the device provides an option to read the internal estimate values from the correction block for each of the interleaving cores and also to load the values back to the correction block. For calibration, after power up, a temperature sweep can be performed with the idle channel input and the internal dc offset can be read back using the ADCx_CORR_INT_EST register bits for salient temperature points. Then during operation, when the temperature changes, corresponding estimates can be externally loaded to the correction block using the ADCx_LOAD_EXT_EST register bits.



The dc offset corrector block is enabled by default. For a given channel, the device can disable and freeze the block, read the block estimate, and load the external estimate.

 $\frac{1}{2}$ 9-3 lists an example of the required SPI writes for reading an internal estimate of the dc offset correction block, and then loading the estimate back to the corrector.

STEP	ADDRESS (Hex) ⁽¹⁾	DATA (Hex)	COMMENT			
	4-005	01	This setting disables broadcast mode (channel A and B can be individually programmed)			
	4-004	61				
	4-003	00	Select the offect road page (6100000h)			
	4-002	00	Select the bilset read page (010000001)			
	4-001	00				
		Data fro	m offset read page can be read as below (keep the R/W bit = 1)			
	E-074	xx	Reading the internal estimate [5:0] for core 0, channel A on the SDOUT pin			
	E-075	xx	Reading the internal estimate [8:6] for core 0, channel A on the SDOUT pin			
	E-076	XX	Reading the internal estimate [5:0] for core 1, channel A on the SDOUT pin			
Reading an internal	E-077	xx	Reading the internal estimate [8:6] for core 1, channel A on the SDOUT pin			
estimate from both	E-078	xx	Reading the internal estimate [5:0] for core 2, channel A on the SDOUT pin			
channels	E-079	xx	Reading the internal estimate [8:6] for core 2, channel A on the SDOUT pin			
	E-07A	XX	Reading the internal estimate [5:0] for core 3, channel A on the SDOUT pin			
	E-07B	XX	Reading the internal estimate [8:6] for core 3, channel A on the SDOUT pin			
	F-074	XX	Reading the internal estimate [5:0] for core 0, channel B on the SDOUT pin			
	F-075	xx	Reading the internal estimate [8:6] for core 0, channel B on the SDOUT pin			
	F-076	xx	Reading the internal estimate [5:0] for core 1, channel B on the SDOUT pin			
	F-077	xx	Reading the internal estimate [8:6] for core 1, channel B on the SDOUT pin			
	F-078	xx	Reading the internal estimate [5:0] for core 2, channel B on the SDOUT pin			
	F-079	XX	Reading the internal estimate [8:6] for core 2, channel B on the SDOUT pin			
	F-07A	XX	Reading the internal estimate [5:0] for core 3, channel B on the SDOUT pin			
	F-07B	XX	Reading the internal estimate [8:6] for core 3, channel B on the SDOUT pin			

表 9-3. Format (16-Bit Address, 8-Bit Data)



STEP	ADDRESS (Hex) ⁽¹⁾	DATA (Hex)	COMMENT
	6-069	01	Enables the external correction bit located in the offset read page for channel A
	7-069	01	Enables the external correction bit located in the offset read page for channel B
	4-004	61	
	4-003	00	Change the page to the effect load page (61000500b)
	4-002	05	Change the page to the offset load page (010000001)
	4-001	00	
	6-000	xx	Loading the external estimate [5:0] for core 0, channel A through SPI writes
	6-001	xx	Loading the external estimate [8:6] for core 0, channel A through SPI writes
	6-004	xx	Loading the external estimate [5:0] for core 1, channel A through SPI writes
	6-005	xx	Loading the external estimate [8:6] for core 1, channel A through SPI writes
Loading an external	6-008	XX	Loading the external estimate [5:0] for core 2, channel A through SPI writes
channels	6-009	xx	Loading the external estimate [8:6] for core 2, channel A through SPI writes
	6-00C	xx	Loading the external estimate [5:0] for core 3, channel A through SPI writes
	6-00D	xx	Loading the external estimate [8:6] for core 3, channel A through SPI writes
	7-000	ХХ	Loading the external estimate [5:0] for core 0, channel B through SPI writes
	7-001	xx	Loading the external estimate [8:6] for core 0, channel B through SPI writes
	7-004	xx	Loading the external estimate [5:0] for core 1, channel B through SPI writes
	7-005	xx	Loading the external estimate [8:6] for core 1, channel B through SPI writes
	7-008	xx	Loading the external estimate [5:0] for core 2, channel B through SPI writes
	7-009	XX	Loading the external estimate [8:6] for core 2, channel B through SPI writes
	7-00C	XX	Loading the external estimate [5:0] for core 3, channel B through SPI writes
	7-00D	XX	Loading the external estimate [8:6] for core 3, channel B through SPI writes

表 9-3. Format (16-Bit Address, 8-Bit Data) (continued)

(1) The address field is represented in four hex bits in a-bcd format, where *a* contains information about the R/W, M, P, and CH bits, and *bcd* contains the actual address of the register.



9.1.5 Idle Channel Histogram

 \boxtimes 9-6 shows a histogram of output codes for when no signal is applied at the analog inputs of the ADS54J40. \boxtimes 9-7 shows that when the dc offset correction block of the device is bypassed, the output code histogram becomes multi-modal with as many as four peaks because the ADS54J40 is a 4-way interleaved ADC with each ADC core having a different internal dc offset.



⊠ 9-8 shows that when the dc offset correction block is frozen (instead of bypassed), the output code histogram improves (compared to when bypassed). However, when the temperature changes, the dc offset difference among interleaving cores may increase resulting in increased spacing between peaks in the histogram.



図 9-8. Idle Channel Histogram (No Signal at Analog Inputs, DC Offset Correction is Frozen)



9.1.6 Interleaving (IL) Mismatch Compensation

9.1.6.1 Introduction

The ADC in ADS54J40 is an interleaved ADC, which is realized by interleaving the outputs of 4 component ADCs running at one-fourth of the final rate. Gain/timing mismatches between the 4 component ADCs give rise to images in the spectrum, located at Fin + kFs/4, k = 1,2,3, where Fin is the input frequency and Fs is the overall ADC sampling frequency. Note that the frequencies Fin + kFs/4 will alias and fall within [-Fs/2,Fs/2] when the ADC out is observed. The Interleaving (IL) mismatch corrector module in ADS54J40 compensates for these images.



図 9-9. Block diagram of Interleaving mismatch Compensation

9.1.6.2 Features

- IL mismatch correction has 2 components Analog Correction component and Digital Correction component. The correction parameters are provided by the 'IL Mismatch Parameters Estimator' block shown in Fig 1.
- 2. Tracking of IL mismatch parameters happens continuously in the background, based on incoming data (except under certain specific conditions listed in item 5).
- 3. IL mismatch estimation uses Nyquist band information programmed by the user, for proper estimation from the input signals. Note that for higher Nyquist signals, the IL spurs are at Fin_alias + kFs/4 (k = 1,2,3) where Fin_alias is the aliased input frequency between [-Fs/2,Fs/2]. This effectively gives the location of IL spurs at the ADC output.
 - a. Any change in Nyquist band should be succeeded by a "pulse reset". A pulse reset signal resets the internal IL mismatch estimation and correction and the JESD link. However; all other registers written into the IL engine or the status of the rest of the system is unaffected by a pulse reset. The IL mismatch parameters would be reestimated for the new Nyquist band after a pulse reset
 - b. In typical use cases, signals would be present only within one Nyquist band. However, if there are signals across multiple Nyquist bands (for eg the desired bands in multiple Nyquist bands may not alias after sampling enabling them to be separated later), it is possible that IL performance may be degraded.



So it is advisable to disable IL engine to get raw IL performance. The typical raw IL performance is shown in \boxtimes 9-10.

Typical raw IL Performance



39-10. Typical raw IL Performance

- 4. IL image performance starts to degrade gracefully for signal frequency components > 0.9 x Fs/2, for 1st Nyquist signals, as digital correction cannot accurately correct for signals very close to Nyquist band edge.
 - a. For signals in higher Nyquist bands, the performance degrades gracefully for aliased frequency components <0.1Fs/2 or >0.9Fs/2
- 5. IL correction accuracy will continue to be maintained unless any of the following conditions are hit:
 - Persistent Signal absence: The IL estimator works on the input signals to estimate and track IL mismatch parameters over time. So if no input signal is present, then IL mismatch estimation is not possible. See item 5f for further details.



b. Persistent very weak signal only: As IL estimator works on input signals, it needs reasonable-powered signals present for some continuous period of time to get IL estimates properly. The signal power in atleast one frequency band of width Fs/256 has to be > -35 dBFs for proper IL estimation. Further such signal needs to be present in chunks of atleast 100 µs for an integrated ON period of at least 10 ms over



a total time of 100 ms for proper IL estimation. See item 5f for further details.



No Estimation

Time

Integrated Signal ON time > 10ms, BUT individual ON times < 100us

O OF	O	OF	O	OF	O	OF	0	OF	O	OF	0	OF	O	OF	0	OF											
N F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	N	F	
0 ms											- .															10	0 ms

c. Consistent Signal saturation: Whenever signal is saturated, signal gets distorted and IL estimation is no longer possible. IL estimation is possible if signal amplitude is < -0.5 dBFs for more than 100 µs in one



chunk and such chunks make up atleast 10 ms in a 100 ms window. See item 5f for further details. No Estimation



Estimation Valid

Non-saturated(normal) time blocks > 100us with total normal block time > 10ms

Nor mal	Sat	Nor mal												
0 ms						Time								100 ms

No Estimation

Non-saturated(normal) time blocks < 100us with total normal block time > 10ms

No rm al	Sat																						
0 ms									-	Time												1	00 ms



 d. Signal presence in a very small band only around kfs/8: If input signal is present only within 5e-7 x Fs of kFs/8 (k = 0,1,2,3), then no IL estimation is possible as the IL signal and IL image are not separable. No Estimation



See item 5f for further details.

Fs/2 = 512 MHz

e. Presence of high power signal component in the IL image band: In some cases, the signal component (such as Sig1) may be present in the IL image band of other components of the signal (such as Sig0). This signal component in IL image band (Sig1) acts as an interferer for IL estimation of the first component (Sig0). If the ratio of the power of the signal component causing IL mismatch (power of Sig0) to the power of the signal component in the IL image band (power of Sig1) is less than 25 dB, then IL estimation cannot be done for that signal component (Sig0). See item 5f for further details







- f. In the normal course of operation, old IL mismatch estimates are retained and used for correction even if there are no current IL mismatch estimates due to any of the conditions listed in 5a 5e. This enables good performance when any of the conditions in 5a-5e are present for a short duration. However if any of the conditions that prevent estimation listed in 5a 5e persist for a large time (>40s), then the estimated digital IL mismatch parameters are reset and the digital IL mismatch parameters are resetmated when the conditions for estimation becomes favorable again.
 - If the user knows apriori that such a condition will occur and would like the old IL correction to be retained, then a good option is to freeze the IL engine as in item 6. This freeze stops the IL engine and so the old IL estimates are not discarded.



g. Signal and IL image overlap: If signal component is present around kfs/8 (k = 0,1,2,3), then the IL image band will also overlap with the signal making it difficult to estimate IL mismatch parameters. Overlap of



signal and IL image bands around kfs/8 should be < Fs/256 MHz for 90% of the time for proper IL estimation. Note that if this condition cannot be ensured, then IL performance will be degraded. If this condition is violated in a known period, then the user can freeze IL engine when this condition occurs as described in section 6. Otherwise, user has to switch to options in items 6 or 7 to avoid performance Estimation Valid



6. Freezing the IL Engine: If the user knows apriori that any of the conditions in item 5f occurs and would like the old IL correction to be retained, then a good option is to freeze the IL engine. Or, if the user knows that condition in 5g is violated at a known time, then also freezing the IL engine is a good option. Once IL engine is frozen, all past IL estimates/correction are retained and no updates are done to the IL estimates. Once the conditions described above are no longer present, then the IL engine can be unfrozen. The IL engine then starts updating the estimates as though the entire period for which it was frozen did not exist at all.

SPI Address	SPI Data	Comments
0x4005	0x1	Enable per channel writes
0x4004	0x68	Page Select
0x4003	0x00	Page Select
0x4002	0x00	Page Select
0x4001	0x00	Page Select
0x604D	0x01	Validity for IL Freeze/Unfreeze for CHA
0x704D	0x01	Validity for IL Freeze/Unfreeze for CHB
0x6068	0x04	Freeze IL Engine for CHA
0x7068	0x04	Freeze IL Engine for CHB
0x4004	0x61	Page Select
0x4003	0x00	Page Select
0x4002	0x05	Page Select
0x4001	0x00	Page Select
0x6078	0x00	IL Engine Freeze Secondary Control for CHA
0x7078	0x00	IL Engine Freeze Secondary Control for CHB
0x4004	0x68	Page Select
0x4003	0x00	Page Select

表 9-4. IL Freeze



SPI Address	SPI Data	Comments				
0x4002	0x00	Page Select				
0x4001	0x00	Page Select				

表 9-5. IL Unfreeze

SPI Address	SPI Data	Comments
0x4005	0x00	Enable per channel writes
0x4004	0x68	Page Select
0x4003	0x00	Page Select
0x4002	0x00	Page Select
0x4001	0x00	Page Select
0x604D	0x01	Validity for IL Freeze/Unfreeze for CHA
0x704D	0x01	Validity for IL Freeze/Unfreeze for CHB
0x6068	0x00	Unfreeze IL Engine for CHA
0x7068	0x00	Unfreeze IL Engine for CHB

- 7. In case the limitations in items 5 cannot be worked around in the user system and the limitations are permanent (eg a system where the entire band from [0,fs/2) is nearly fully occupied or signals present around kfs/8 with overlap < Fs/256), then there are 2 options
 - a. Power up/Temp based IL calibration Do calibration using a single tone (single tone frequency in [0.77fs/2, 0.9 x fs/2], single tone power in [-0.5, -25] dBFs), either one-time or whenever temperature changes by more than a desired threshold, and then freeze IL estimation module. During calibration, the normal input should be bypassed and the calibration signal should be input to ADS54J40 for 100 ms for high power signals (\geq - 3 dBFs) and 500 ms for lower powered signals. Once the calibration time is complete, IL estimation should be frozen and normal signal may be input to ADS54J40. To determine the temperature change for which calibration needs to be done, the user can refer to typical variation of IL spur with temperature, under freeze conditions, as shown in $\boxed{2}$ 9-11.



Flowchart For Powerup IL calibration

2 9-11. Flowchart for Powerup IL Calibratuion





Flowchart For IL Calibration whenever temperature changes significantly

2 9-12. Flow chart for intermittent IL calibration

b. Disable IL correction – IL performance would be limited to raw IL performance as shown in figure in the data sheet. Note that the disable IL correction sequence includes "pulse reset". A pulse reset signal resets the internal IL mismatch estimation and correction and the JESD link. Therefore, in case IL correction disable is desired, it is preferable to insert this sequence within the device bring up sequence, just before the final pulse reset is issued.

SPI Address	SPI Data	Comments
0x4005	0x0	Enable single channel writes
0x4004	0x68	Selecting page
0x4003	0x00	Selecting page
0x4002	0x00	Selecting page
0x4001	0x00	Selecting page
0x604B	0x04	Validity for IL Correction Disable for CHA
0x704B	0x04	Validity for IL Correction Disable for CHB
0x6040	0x08	Disable IL Correction for CHA
0x7040	0x08	Disable IL Correction for CHB
0x6000	0x01	Pulse reset assert
0x6000	0x00	Pulse reset de-assert

表 9-6. IL Disable



9.1.6.3 Temperature variation

IL mismatch parameters estimator tracks IL mismatch variations across temperature and gives good performance under normal conditions. However if IL mismatch estimation is frozen, the residual IL mismatch seen would vary with temperature as shown in \boxtimes 9-13. To reduce the residual IL mismatch below this level, customer may put the system in calibration mode whenever significant temperature change is detected or based on a certain time lapse from the last calibration.



図 9-13. Residual IL Spur for signal at 400 Mhz vs Temperature after freezing IL calibration at 25°C



9.2 Typical Application

The ADS54J40 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in AC-Coupled Receiver.



NOTE: GND = AGND and DGND connected in the PCB layout.

図 9-14. AC-Coupled Receiver



9.2.1 Design Requirements

9.2.1.1 Transformer-Coupled Circuits

Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. To achieve good phase and amplitude balances at the ADC input, surface-mount transformers can be used (for example transformers such as ADT1-1WT or WBC1-1 can be used for frequencies up to 300 MHz and TC1-1-13M+ for higher frequencies) to achieve good phase and amplitude balances at the ADC inputs. When designing dc-driving circuits, the ADC input impedance must be considered. R_{IN} vs Input Frequency and C_{IN} vs Input Frequency show the impedance ($Z_{IN} = R_{IN} || C_{IN}$) across the ADC input pins.



By using the simple drive circuit of \boxtimes 9-17, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.





9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves commonmode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in \boxtimes 9-17.



9.2.3 Application Curves

FFT for 170-MHz Input Signal and FFT for 230-MHz Input Signal show the typical performance at 170 MHz and 230 MHz, respectively.





10 Power Supply Recommendations

The device requires a 1.15-V nominal supply for IOVDD, a 1.9-V nominal supply for DVDD, a 1.9-V nominal supply for AVDD, and a 3.0-V nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the *Recommended Operating Conditions* table.

10.1 Power Sequencing and Initialization

☑ 10-1 shows the suggested power-up sequencing for the device. Note that the 1.15-V IOVDD supply must rise before the 1.9-V DVDD supply. If the 1.9-V DVDD supply rises before the 1.15-V IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).





11 Layout

11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in \boxtimes 11-1. The *ADS54J40 EVM User's Guide*, SLAU652, provides a complete layout of the EVM. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of ⊠ 11-1 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of ⊠ 11-1 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output
 traces must not be kept parallel to the analog input traces because this configuration can result in coupling
 from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver
 [such as a field-programmable gate arrays (FPGAs) or an application-specific integrated circuits (ASICs)]
 must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a 0.1-μF decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-μF, 1-μF, and 0.1-μF capacitors can be kept close to the supply source.
- The PDN and SDOUT traces must be routed away from the analog input traces. When the PDN and SDOUT
 pins are programmed to carry OVR information, the proximity of these pins to the analog traces may result in
 degradation of the ADC performance because of coupling. For best performance, the PDN and SDOUT
 traces must not overlap or cross the path of the analog input traces even if routed on different layers of the
 PCB.



11.2 Layout Example

図 11-1. ADS54J40 EVM Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- ADS54J20 Dual-Channel, 12-Bit, 1.0-GSPS, Analog-to-Digital Converter
- ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter
- ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J66 Quad-Channel, 14-Bit, 500-MSPS ADC with Integrated DDC
- ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter
- ADS54J40EVM User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS54J40IRMP	ACTIVE	VQFN	RMP	72	168	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ54J40	Samples
ADS54J40IRMPT	ACTIVE	VQFN	RMP	72	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ54J40	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020
Texas Instruments

www.ti.com

TRAY

4-Jan-2022



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
ADS54J40IRMP	RMP	VQFNP	72	168	8 X 21	150	315	135.9	7620	14.65	11	11.95

RMP0072A



PACKAGE OUTLINE

VQFN - 0.9 mm max height

VQFN



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RMP0072A

EXAMPLE BOARD LAYOUT

VQFN - 0.9 mm max height

VQFN



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



RMP0072A

EXAMPLE STENCIL DESIGN

VQFN - 0.9 mm max height

VQFN



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated