

**BQ25720** JAJSM11 - MAY 2021

# BQ25720 SMBus 1~4 セル Narrow VDC 昇降圧バッテリ充電コントローラ、シ ステム・パワー・モニタおよびプロセッサ・ホット・モニタ搭載

### 1 特長

- BQ25710 とピン互換
- USB-C パワー・デリバリ (PD) インターフェイス・プラッ トフォーム向け昇降圧 Narrow Voltage DC (NVDC) チャージャ
  - 1~4 セル・バッテリを充電するための 3.5V~26V 入力範囲
  - 5m $\Omega$ /10m $\Omega$  のセンシング抵抗に基づく分解能 128mA/64mA の最大 16.2A/8.1A の充電電流
  - 5m $\Omega$ /10m $\Omega$  のセンシング抵抗に基づく分解能 100mA/50mA の最大 10A/6.35A の入力電流制
  - USB 2.0、USB 3.0、USB 3.1、USB パワー・デリ バリ (PD) をサポート
  - 入力電流オプティマイザ (ICO) により、アダプタの 過負荷を引き起こさずに最大入力電力を抽出
  - USB-PD 仕様に準拠した統合型高速ロール・スワ ップ (FRS) 機能
  - 降圧、昇降圧、および昇圧動作間のシームレスな 遷移
  - ソース過負荷に対する入力電流および電圧のレギ ュレーション (IINDPM および VINDPM)
- EMI ノイズ低減を実現するためのテキサス・インスツル メンツによる特許申請中のスイッチング周波数ディザリ ング・パターン
- システムの電力効率向上とバッテリの高速充電を実現 し、99% の効率を達成するためのテキサス・インスツル メンツによる特許申請中のパス・スルー・モード (PTM)<sub>o</sub>
- Intel プラットフォーム向けの IMVP8/IMVP9 準拠シス テム機能
  - 拡張 Vmin アクティブ保護 (VAP) モードは、最新 の Intel 仕様に準拠したシステム・ピーク電力スパイ ク時に入力コンデンサからバッテリを補完します
  - 包括的な PROCHOT プロファイル
  - バッテリのワイヤアウトを防止する 2 レベルの放電 電流制限 PROCHOT プロファイル
  - ワイヤレス電力モニタ
- 専用ピンによる入力およびバッテリ電流モニタ
- 内蔵8ビットADCにより電圧、電流、電力を監視
- アダプタに全負荷がかかったときにシステムをサポート する、補助モードでのバッテリ MOSFET 理想ダイオー ド動作
- バッテリから USB ポートへ電源供給 (USB OTG)
  - 分解能 8mV の 3V~24V OTG

- 5m $\Omega$ /10m $\Omega$  のセンシング抵抗に基づく分解能 100mA/50mA の最大 12.7A/6.35A の出力電流 制限
- 2.2µH または 1.0µH インダクタを備えた 800kHz/ 1.2MHz プログラム可能なスイッチング周波数
- SMBus ホスト制御インターフェイスにより、柔軟なシス テム構成が可能
- 高精度のレギュレーションと監視
  - ±0.5% の充電電圧レギュレーション
  - ±3% の充電電流レギュレーション
  - ±2.5% の入力電流レギュレーション
  - ±2% の入力 / 充電電流監視
- 安全
  - サーマル・シャットダウン
  - 入力、システム、バッテリの過電圧保護
  - 入力、MOSFET、インダクタの過電流保護
- パッケージ:32 ピン、4.0mm × 4.0mm WQFN

### 2 アプリケーション

- 標準的ノートPC、Chromebook
- タブレット (マルチメディア)、ワイヤレス・スピーカ
- 超音波スキャナ、換気装置


#### 3 概要

**BQ25720** は、同期整流 **NVDC** 昇降圧バッテリ充電コント ローラであり、USB アダプタ、高電圧 USB-C パワー・デリ バリ (PD) ソース、従来型のアダプタなど、多様な入力ソー スから 1~4 セル・バッテリを充電します。

#### 製品情報

SCHIII TIK						
部品番号	パッケージ (1)	本体サイズ (公称)				
BQ25720	WQFN (32)	4.00mm × 4.00mm				

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



アプリケーション図



# **Table of Contents**

<b>1</b> 特長 1	9.5 Programming	38
2 アプリケーション1	9.6 Register Map	41
3 概要1	10 Application and Implementation	
4 Revision History	10.1 Application Information	85
5 Description (continued)	40 0 T : 1 A !! !!	
6 Device Comparison Table4	11 Power Supply Recommendations	95
7 Pin Configuration and Functions5	12 Layout	96
8 Specifications8		96
8.1 Absolute Maximum Ratings8		97
8.2 ESD Ratings8	13 Device and Documentation Support	99
8.3 Recommended Operating Conditions8	13.1 Device Support	99
8.4 Thermal Information9	13.2 Documentation Support	99
8.5 Electrical Characteristics9	13.3ドキュメントの更新通知を受け取る方法	99
8.6 Timing Requirements20		99
8.7 Typical Characteristics21		
9 Detailed Description24		99
9.1 Overview24	13.7 用語集	
9.2 Functional Block Diagram25		
9.3 Feature Description26	, , , , , , , , , , , , , , , , , , ,	100
9.4 Device Functional Modes37		

# **4 Revision History**

DATE	REVISION	NOTES
May 2021	*	Initial release.



### 5 Description (continued)

The NVDC configuration allows the system to be regulated based on battery voltage, but not drop below system minimum voltage. The system keeps operating even when the battery is completely discharged or removed. When load power exceeds input source rating, the battery goes into supplement mode and prevents the system from crashing.

During power up, the charger sets the converter to a buck, boost, or buck-boost configuration based on the input source and battery conditions. The charger seamlessly transitions between the buck, boost, and buck-boost operation modes without host control.

In the absence of an input source, the BQ25720 supports the USB On-the-Go (OTG) function from a 1- to 4-cell battery to generate an adjustable 3-V to 24-V output on VBUS with 8-mV resolution. The OTG output voltage transition slew rate can be configured to comply with the USB-PD 3.0 PPS specification.

When only a battery powers the system and no external load is connected to the USB OTG port, the BQ25720 implements the latest Intel Vmin Active Protection (VAP) feature, in which the device charges up the VBUS voltage from the battery to store some energy in the input decoupling capacitors. During a system peak power spike, the energy stored in the input capacitors supplements the system, to prevent the system voltage from dropping below the minimum system voltage and causing a system crash.

The BQ25720 monitors adapter current, battery current, and system power. The flexibly programmed PROCHOT output goes directly to the CPU for throttle back when needed.

The latest version of the USB-C PD specification includes Fast Role Swap (FRS) to ensure power role swapping occurs in a timely fashion so that the device(s) connected to the dock can avoid experiencing momentary power loss or glitching. This device integrates FRS in compliance with the PD specification.

TI patented switching frequency dithering pattern can significantly reduce EMI noise over the whole conductive EMI frequency range (150 kHz to 30 MHz). Multiple dithering scale options are available to provide flexibility for different applications to simplify EMI noise filter design.

The charger can be operated in the TI patented Pass Through Mode (PTM) to improve efficiency over the full load range. In PTM, input power is directly passed through the charger to the system. Switching losses of the MOSFETs and inductor core loss can be saved for high efficiency operation.

The BQ25720 is available in a 32-pin 4 mm × 4 mm WQFN package.



# **6 Device Comparison Table**

	BQ25710	BQ25713	BQ25720	BQ25723	BQ25730	BQ25731
Interface	SMBus	I <sup>2</sup> C	SMBus	I <sup>2</sup> C	I <sup>2</sup> C	I <sup>2</sup> C
Device Address	09h	6Bh	09h	6Bh	6Bh	6Bh
Maximum Charge Current	8.128 A	8.128 A	16.256 A	16.256 A	16.256 A	16.256 A
Switching Frequency (Hz)	800 k/1.2 M	800 k/1.2 M	800 k/1.2 M	800 k/1.2 M	400 k/800 k	400 k/800 k
Cell Count	1s to 4s	1s to 4s	1s to 4s	1s to 4s	1s to 5s	1s to 5s
Input Current Sense Resistor	10 mΩ/20 mΩ	10 mΩ/20 mΩ	5 mΩ/10 mΩ	5 mΩ/10 mΩ	5 mΩ/10 mΩ	5 mΩ/10 mΩ
Independent Comparator Latch	Non Latch	Non Latch	Latch/Non latch (default)	Latch/Non latch (default)	Latch/Non latch (default)	Latch/Non latch (default)
VSYS_UVP	2.4 V	2.4 V	2.4 V ~ 8.0 V (0.8-V step size) Default: 2.4 V	2.4 V ~ 8.0 V (0.8-V step size) Default: 2.4 V	2.4 V ~ 8.0 V (0.8-V step size) Default: 2.4 V	1.6 V
OTG Voltage Range	3.0 V to 20.8 V	3.0 V to 20.8 V	3.0 V to 24 V	3.0 V to 24 V	3.0 V to 24 V	3.0 V to 24 V
Frequency Dithering	No	No	Yes	Yes	Yes	Yes
BATFET Power Path	Yes	Yes	Yes	Yes	Yes	No
Pre-charge LDO Mode	Yes	Yes	Yes	Yes	Yes	No

# 7 Pin Configuration and Functions




図 7-1. RSN Package 32-Pin WQFN Top View

表 7-1. Pin Functions

	St. I I I I I I I I I I I I I I I I I I I					
PIN		1/0	DESCRIPTION			
NAME	NUMBER	1/0	DESCRIPTION			
ACN	2	PWR	Input current sense amplifier negative input. The leakage on ACP and ACN are matched. A RC low-pass filter is required to be placed between the sense resistor and the ACN pin to suppress the high frequency noise in the input current signal. Refer to セクション 10.2.2.1 for ACP/ACN filter design.			
ACP	3	PWR	Input current sense amplifier positive input. The leakage on ACP and ACN are matched. A RC low-pass filter is required to be placed between the sense resistor and the ACP pin to suppress the high frequency noise in the input current signal. Refer to セクション 10.2.2.1 for ACP/ACN filter design.			
BATDRV	21	0	P-channel battery FET (BATFET) gate driver output. It is shorted to VSYS to turn off the BATFET. It goes 10 V below VSYS to fully turn on BATFET. BATFET is in linear mode to regulate VSYS at minimum system voltage when battery is depleted. BATFET is fully on during fast charge and works as an ideal-diode in supplement mode.			
BTST1	30	PWR	Buck mode high-side power MOSFET driver power supply. Connect a 0.047-µF capacitor between SW1 and BTST1. The bootstrap diode between REGN and BTST1 is integrated.			
BTST2	25	PWR	Boost mode high-side power MOSFET driver power supply. Connect a 0.047-µF capacitor between SW2 and BTST2. The bootstrap diode between REGN and BTST2 is integrated.			
CELL_BATPRESZ	18	I	Battery cell selection pin for 1- to 4- cell battery setting. CELL_BATPRESZ pin is biased from VDDA through a resistor divider. CELL_BATPRESZ pin also sets SYSOVP thresholds to 5 V for 1-cell, 12 V for 2-cell and 19.5 V for 3-cell/4-cell. CELL_BATPRESZ pin is pulled below VCELL_BATPRESZ_FALL to indicate battery removal. After battery is removed the charge voltage register REG0x15h() goes back to default. No external cap is allowed at CELL_BATPRESZ pin. The device exits LEARN mode and disables charge when CELL_BATPRESZ pin is pulled low (upon battery removal).			



# 表 7-1. Pin Functions (continued)

PIN	及7-1. Pin Functions (continued)			
NAME	NUMBER	I/O	DESCRIPTION	
CHRG_OK	4	0	Open drain active high indicator to inform the system good power source is connected to the charger input. Connect to the pullup rail via 10-k $\Omega$ resistor. When VBUS rises above 3.5 V and falls below 25.8 V, CHRG_OK is HIGH after 50-ms deglitch time. When VBUS falls below 3.2 V or rises above 26.8 V, CHRG_OK is LOW. When one of SYSOVP, SYSUVP, ACOC, TSHUT, BATOVP, BATOC or force converter off faults occurs, CHRG_OK is asserted LOW.	
CMPIN	14	I	Input of independent comparator. The independent comparator compares the voltage sensed on CMPIN pin with internal reference, and its output is on CMPOUT pin. Internal reference, output polarity and deglitch time is selectable by the SMBus host. With polarity HIGH (CMP_POL = 1b), place a resistor between CMPIN and CMPOUT to program hysteresis. With polarity LOW (CMP_POL = 0b), the internal hysteresis is 100 mV. If the independent comparator is not in use, tie CMPIN to ground.	
CMPOUT	15	0	Open-drain output of independent comparator. Place a pullup resistor from CMPOUT to pullup supply rail. Internal reference, output polarity and deglitch time are selectable by the SMBus host. If the independent comparator is not in use, float CMPOUT pin.	
COMP2	17	I	Buck boost converter compensation pin 2. Refer to セクション 9.3.13 for COMP2 pin RC network.	
COMP1	16	1	Buck boost converter compensation pin 1. Refer to セクション 9.3.13 for COMP1 pin RC network.	
OTG/VAP/FRS	5	I	Active HIGH to enable OTG, VAP or FRS modes. 1) When OTG_VAP_MODE=1b and EN_OTG=1b, pulling high this pin can enable OTG mode. 2) When OTG_VAP_MODE=1b and EN_FRS=1b, pulling high this pin can enable FRS mode in forward operation. 3) When OTG_VAP_MODE=0b, pulling high OTG/VAP/FRS pin is to enable VAP mode.	
HIDRV1	31	0	Buck mode high-side power MOSFET (Q1) driver. Connect to high-side n-channel MOSFET gate.	
HIDRV2	24	0	Boost mode high-side power MOSFET(Q4) driver. Connect to high-side n-channel MOSFET gate.	
IADPT	8	0	The adapter current monitoring output pin. $V_{IADPT}=20$ or $40 \times (V_{ACP}-V_{ACN})$ with ratio selectable through IADPT_GAIN bit. This pin is also used to program the inductance used in the application. Refer to $20 \times 9.3.12$ for selecting resistor from the IADPT pin to ground . For a 2.2-μH inductance, the resistor is 137 k $\Omega$ . Place a 100-pF or less ceramic decoupling capacitor from IADPT pin to ground. IADPT output voltage is clamped below 3.3 V.	
IBAT	9	0	The battery current monitoring output pin. $V_{IBAT} = 8$ or $16 \times (V_{SRP} - V_{SRN})$ for charge current, or $V_{IBAT} = 8$ or $16 \times (V_{SRN} - V_{SRP})$ for discharge current, with ratio selectable through IBAT_GAIN bit. Place a 100-pF or less ceramic decoupling capacitor from IBAT pin to ground. This pin can be floating if not in use. Its output voltage is clamped below 3.3 V.	
ILIM_HIZ	6	I	Input current limit setting pin. Program ILIM_HIZ voltage by connecting a resistor divider from VDDA rail to ground. The pin voltage is calculated as: $V_{(ILIM\_HIZ)} = 1 \text{ V} + 40 \times \text{IDPM} \times \text{Rac}$ , in which IDPM is the target input current limit. When EN_EXTILIM = 1b the input current limit used by the charger is the lower setting of ILIM_HIZ pin and IIN_HOST register. When EN_EXTILIM = 0b input current limit is only determined by IIN_HOST register. When the pin voltage is below 0.4 V, the device enters high impedance (HIZ) mode with low quiescent current. When the pin voltage is above 0.8 V, the device is out of HIZ mode. The ILIM_HIZ pin voltage is continuous read and used for updating current limit setting (If EN_EXTILIM=1b), this allows dynamic change input current limit setting by adjusting this pin voltage.	
LODRV1	29	0	Buck mode low side power MOSFET (Q2) driver. Connect to low side n-channel MOSFET gate.	
LODRV2	26	0	Boost mode low side power MOSFET (Q3) driver. Connect to low side n-channel MOSFET gate.	
PGND	27	GND	Device power ground.	
PROCHOT	11	0	Active low open drain output indicator. It monitors adapter input current, battery discharge current, and system voltage. After any event in the PROCHOT profile is triggered, a pulse is asserted. The minimum pulse width is adjustable through PROCHOT_WIDTH bits.	



# 表 7-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NUMBER	1/0	DESCRIPTION
PSYS	10	0	Current mode system power monitor. The output current is proportional to the total power from the adapter and the battery. The gain is selectable through SMBus. Place a resistor from PSYS to ground to generate output voltage. This pin can be floating if not in use. Its output voltage is clamped at 3.3 V. Place a capacitor in parallel with the resistor for filtering.
REGN	28	PWR	6-V linear regulator output supplied from VBUS or VSYS. The LDO is active when VBUS above V <sub>VBUS_CONVEN</sub> . Connect a 2.2- or 3.3-μF ceramic capacitor from REGN to power ground. REGN pin output is for power stage gate drive.
SCL	13	I	SMBus clock input. Connect to clock line from the host controller or smart battery. Connect a $10\text{-k}\Omega$ pullup resistor according to specifications.
SDA	12	I/O	SMBus open-drain data I/O. Connect to data line from the host controller or smart battery. Connect a $10$ -k $\Omega$ pullup resistor according to SMBus specifications.
SRN	19	PWR	Charge current sense amplifier negative input. SRN pin is for battery voltage sensing as well. Connect a 0.1- $\mu$ F filter cap cross battery charging sensing resistor and use 10- $\Omega$ contact resistor between SRN pin and battery charging sensing resistor. The leakage current on SRP and SRN are matched.
SRP	20	PWR	Charge current sense amplifier positive input. Connect a 0.1-μF filter cap cross battery charging sensing resistor and use 10-Ω contact resistor between SRP pin and battery charging sensing resistor. The leakage current on SRP and SRN are matched.
SW1	32	PWR	Buck mode switching node. Connect to the source of the buck half bridge high side n-channel MOSFET.
SW2	23	PWR	Boost mode switching node. Connect to the source of the boost half bridge high side n-channel MOSFET.
VBUS	1	PWR	Charger input voltage. An input low pass filter of 1 $\Omega$ and 0.47 $\mu\text{F}$ (minimum) is recommended.
VDDA	7	PWR	Internal reference bias pin. Connect a $10-\Omega$ resistor from REGN to VDDA and a $1-\mu F$ ceramic capacitor from VDDA to power ground.
VSYS	22	PWR	Charger system voltage sensing. The system voltage regulation maximum limit is programmed in ChargeVoltage register plus 150 mV and regulation minimum limit is programmed in VSYS_MIN register.
Thermal pad	_	-	Exposed pad beneath the IC. Always solder thermal pad to the board, and have vias on the thermal pad plane connecting to power ground planes. It serves as a thermal pad to dissipate the heat.



## 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	SRN, SRP, ACN, ACP, VBUS, VSYS	-0.3	32	
	SW1, SW2	-2	32	
	BTST1, BTST2, HIDRV1, HIDRV2, BATDRV	-0.3	38	
	LODRV1, LODRV2 (25nS)	-4	7	
	HIDRV1, HIDRV2 (25nS)	-4	38	
Voltage	SW1, SW2 (25nS)	-4	32	V
	SDA, SCL, REGN, PSYS, CHRG_OK, CELL_BATPRESZ, ILIM_HIZ, LODRV1, LODRV2, VDDA, COMP2, CMPIN, CMPOUT,OTG/VAP/FRS,	-0.3	7	
	PROCHOT	-0.3	5.5	
	IADPT, IBAT, COMP1	-0.3	3.6	
Differential	BTST1-SW1, BTST2-SW2, HIDRV1-SW1, HIDRV2-SW2	-0.3	7	V
Voltage	SRP-SRN, ACP-ACN	-0.5	0.5	V
Temperature	Junction temperature range, T <sub>J</sub>	-40	150	°C
Temperature	Storage temperature, T <sub>stg</sub>	-55	150	O

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	ACN, ACP, VBUS	0	26	
	SRN, SRP, VSYS	0	19.2	
	SW1, SW2	-2	26	
Voltage	BTST1, BTST2, HIDRV1, HIDRV2, BATDRV	0	32	V
Vollago	SDA, SCL, REGN, PSYS, CHRG_OK, CELL_BATPRESZ, ILIM_HIZ, LODRV1, LODRV2, VDDA, COMP2, CMPIN, CMPOUT,OTG/VAP/FRS	0	6.5	Ť
	PROCHOT	0	5.3	
	IADPT, IBAT, COMP1	0	3.3	
	BTST1-SW1, BTST2-SW2, HIDRV1-SW1, HIDRV2-SW2	0	6.5	
Differential Voltage	SRP-SRN, ACP-ACN	-0.5	0.5	V
	BATDRV-VSYS	0	10.8	

Product Folder Links: BQ25720

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 8.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Temperature	Junction temperature range, T <sub>J</sub>	-20	125	°C
Temperature	Storage temperature, T <sub>stg</sub>	-20	85	

### 8.4 Thermal Information

		BQ25720	
	THERMAL METRIC(1)	RSN (WQFN)	UNIT
		32 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	37.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	7.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 8.5 Electrical Characteristics

 $V_{VBUS\ UVLOZ} < V_{VBUS} < V_{ACOV\ FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>INPUT_OP</sub>	Input voltage operating range		3.5		26	V
MAX SYSTEM VOLT	AGE REGULATION					
V <sub>SYSMAX_RNG</sub>	System Voltage Regulation, measured on V <sub>SYS</sub> (charge disabled)		1.024		19.2	V
		REG0x15() = 0x41A0H (16.800 V)		V <sub>SRN</sub> + 150 mV		V
			-2%		2%	
	System voltage	REG0x15() = 0x3138H (12.600 V)		V <sub>SRN</sub> + 150 mV		V
V	regulation accuracy		-2%		2%	
V <sub>SYSMAX_ACC</sub>	(charge disabled and EN_OOA=0b)	REG0x15() = 0x20D0H (8.400 V)		V <sub>SRN</sub> + 150 mV		V
			-3%		3%	
		REG0x15() = 0x1068H (4.200 V)		V <sub>SRN</sub> + 150 mV		V
			-3%		3%	
MINIMUM SYSTEM	VOLTAGE REGULATION	l				
V <sub>SYS_MIN_RNG</sub>	System Voltage Regulation, measured on V <sub>SYS</sub>		1.00		19.2	٧



 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV\_FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				12.30		V
		REG0x3E() = 0x7B00H	-2%		-2%	
	Minimum System			9.20		V
	Voltage Regulation	REG0x3E() = 0x5C00H	-2%		-2%	
V <sub>SYS_MIN_REG_ACC</sub>	Accuracy (VBAT below REG0x3E()			6.60		V
	setting, EN_OOA=0b)	REG0x3E() = 0x4200H	-3%		-3%	
				3.60		V
		REG0x3E() = 0x2400H	-3%		-3%	
CHARGE VOLTAGE	E REGULATION					
V <sub>BAT_RNG</sub>	Battery voltage regulation		1.024		19.2	V
		PEGG 450 0 4440H		16.8		V
		REG0x15() = 0x41A0H	-0.5%		0.5%	
	D - #   #	PEGG 450 - 0 0400H		12.6		V
V <sub>BAT_REG_ACC</sub> reg	Battery voltage regulation accuracy	REG0x15() = 0x3138H	-0.5%		0.5%	
	(charge enable) (0°C	DECOME() CHOOPOLL		8.4		V
	to 85°C)	REG0x15() = 0x20D0H	-0.6%		0.6%	
		DECOV15() = 0v1060U		4.2		V
		REG0x15() = 0x1068H	-1.1%		1.2%	
CHARGE CURREN	T REGULATION IN FAST	CHARGE	'			
V <sub>IREG_CHG_RNG</sub>	Charge current regulation differential voltage range	V <sub>IREG_CHG</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>	0		81.28	mV
		DECO:(14/) = 0:(400011		4096		mA
		REG0x14() = 0x1000H	-3.0%		2.0%	
	Charge current regulation accuracy	DEC0v14() = 0v0900H		2048		mA
1	10-mΩ sensing	REG0x14() = 0x0800H	-4.0%		3.0%	
CHRG_REG_ACC	resistor, VBAT above	DEC0v44() = 0v040011		1024		mA
0x3E() setting (0' 85°C)	, ,	REG0x14() = 0x0400H	-5.0%		6.0%	
	,	REC0v14() = 0v0200H		512		mA
		REG0x14() = 0x0200H	-12.0%		12.0%	
CHARGE CURREN	T REGULATION IN LDO	MODE				
		CELL(≥2 S) VSRN < VSYS_MIN		384		mA
I <sub>CLAMP</sub>	Pre-charge current clamp	CELL 1 S, VSRN < 3 V		384		mA
	Сіапр	CELL 1 S, 3 V < VSRN < VSYS_MIN		2		Α

 $V_{VBUS\ UVLOZ} < V_{VBUS} < V_{ACOV\ FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	METER	-40°C to +125°C, and T <sub>J</sub> = 25°C for typical <b>TEST CONDITIONS</b>	MIN	TYP	MAX	UNIT
		REG0x14() = 0x0180H		384		mA
		≥2S	-15.0%		15.0%	
		18	-25.0%		25.0%	
	Pre-charge current regulation accuracy	REG0x14() = 0x0100H		256		mA
	with 10-mΩ SRP/SRN	≥2S	-20.0%		20.0%	
I <sub>PRECHRG_REG_ACC</sub>	series resistor, VBAT below	18	-35.0%		35.0%	
	VSYS_MIN(REG0x3	REG0x14() = 0x00C0H		192		mA
	E()) setting (0°C to	≥2S	-25.0%		25.0%	
	85°C)	18	-50.0%		50.0%	
		REG0x14() = 0x0080H		128		mA
		≥2S	-30.0%		30.0%	
I <sub>LEAK_SRP_SRN</sub>	SRP, SRN leakage current mismatch (0°C to 85°C)		-13.5		10.0	μA
INPUT CURRENT RE	GULATION					
Vireg_dpm_rng	Input current regulation differential voltage range with 10-mΩ ACP/ACN series resistor	V <sub>IREG_DPM</sub> = V <sub>ACP</sub> - V <sub>ACN</sub>	0.5		64	mV
	Input current	REG0x3F() = 0x4E00H	3800	3900	4000	mA
	regulation accuracy (-40°C to 105°C) with 10-mΩ ACP/ACN	REG0x3F() = 0x3A00H	2800	2900	3000	mA
IIN_DPM_REG_ACC		REG0x3F() = 0x1C00H	1300	1400	1500	mA
	series resistor	REG0x3F() = 0x0800H	300	400	500	mA
I <sub>LEAK_ACP_ACN</sub>	ACP, ACN leakage current mismatch		-21		10	μA
V <sub>IREG_DPM_RNG_ILIM</sub>	Voltage range for input current regulation (ILIM_HIZ Pin)		1.15		4	V
	Input Current	V <sub>ILIM_HIZ</sub> = 2.6 V	3800	4000	4200	mA
	Regulation Accuracy on ILIM_HIZ pin	V <sub>ILIM_HIZ</sub> = 2.2 V	2800	3000	3200	mA
IIIN DPM REG ACC ILIM	$V_{ILIM\ HIZ} = 1\ V + 40\ \times$	V <sub>ILIM_HIZ</sub> = 1.6 V	1300	1500	1700	mA
	$I_{DPM} \times R_{AC}$ , with 10- m $\Omega$ ACP/ACN series resistor	V <sub>ILIM_HIZ</sub> = 1.2 V	300	500	700	mA
I <sub>LEAK_ILIM</sub>	ILIM_HIZ pin leakage current		-1		1	μA
INPUT VOLTAGE RE	GULATION					
V <sub>DPM_RNG</sub>	Input voltage regulation range	Voltage on VBUS	3.2		19.52	V
		REG0x3D()=0x3C80H		18688		mV
			-3%		2%	
VDDM DEC ACC	Input voltage	REG0x3D()=0x1E00H		10880		mV
V <sub>DPM_REG_ACC</sub>	regulation accuracy		-4%		2.5%	
		REG0x3D()=0x0500H		4480		mV
			-5.2%		5.0%	



 $V_{VBUS\ UVLOZ} < V_{VBUS} < V_{ACOV\ FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IOTG_REG_RNG</sub>	OTG output current regulation differential voltage range	V <sub>IOTG_REG</sub> = V <sub>ACP</sub> - V <sub>ACN</sub>	0		81.28	mV
	OTG output current	REG0x3C() = 0x3C00H	2800	3000	3200	mA
I <sub>OTG</sub> ACC	regulation accuracy with 50-mA LSB and	REG0x3C() = 0x1E00H	1300	1500	1700	mA
OTG_ACC	10-mΩ ACP/ACN series resistor	REG0x3C() = 0x0A00H	300	500	700	mA
OTG VOLTAGE RE	GULATION	1				
V <sub>OTG_REG_RNG</sub>	OTG voltage regulation range(OOA disabled)	Voltage on VBUS	3		24.00	V
		REG0x3B()=0x2CEC		23.00		V
	OTG voltage		-2%		2%	
V	regulation	REG0x3B()=0x1770H		12.00		V
V <sub>OTG_REG_ACC</sub>	accuracy(OOA disabled)		-2%		2%	
	disabled)	REG0x3B()=0x09C4H		5.00		V
			-3%		3%	
REGN REGULATOR	R					
V <sub>REGN_REG</sub>	REGN regulator voltage (0 mA – 60 mA)	V <sub>VBUS</sub> = 10 V	5.7	6	6.3	V
V <sub>DROPOUT</sub>	REGN voltage in drop out mode	V <sub>VBUS</sub> = 5 V, I <sub>LOAD</sub> = 20 mA	3.8	4.3	4.6	V
I <sub>REGN_LIM_Charging</sub>	REGN current limit when converter is enabled	V <sub>VBUS</sub> = 10 V, force V <sub>REGN</sub> =4 V	50	65		mA
QUIESCENT CURR	ENT	1				
		VBAT = 18 V, REG0x12[15] = 1,REG0x30[14] = 0b, in low-power mode, Disable PSYS		22	45	μА
	System powered by battery. BATFET on. I <sub>SRN</sub> + I <sub>SRP</sub> + I <sub>SW2</sub> +	VBAT = 18 V, REG0x12[15] = 1, REG0x30[14] = 1b, REG0x30[13:12] = 11b,REGN off, Disable PSYS, Enable low power PROCHOT		35	60	μA
I <sub>BAT_BATFET_ON</sub>	BTST2 +   SW1 +   BTST1 +   ACP +   ACN +   VBUS +   VSYS	VBAT = 18 V, REG0x12[15]= 0,REG0x30[13:12]= 11b, REGN on, Disable PSYS, In performance mode		880	1170	μА
		VBAT = 18 V, REG0x12[15] = 0, REG0x30[13:12] = 00b, REGN on, Enable PSYS, In performance mode		980	1270	μА
I <sub>AC_SW_LIGHT_buck</sub>	Input current during PFM in buck mode, no load, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	VIN = 20 V, VBAT = 12.6 V, 3s, REG0x12[10] = 0; MOSFET Qg = 4 nC		2.2		mA
I <sub>AC_SW_LIGHT_boost</sub>	Input current during PFM in boost mode, no load, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST2</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	VIN = 5 V, VBAT = 8.4 V, 2s, REG0x12[10] = 0; MOSFET Qg = 4 nC		2.7		mA

 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV\_FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>AC_SW_LIGHT_buckboost</sub>	Input current during PFM in buck boost mode, no load, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST1</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	VIN = 12 V, VBAT = 12 V, REG0x12[10] = 0; MOSFET Qg = 4 nC		2.4		mA
	Quiescent current during PFM in OTG	VBAT = 8.4 V, VBUS = 5 V, 800 kHz switching frequency, MOSFET Qg = 4nC		3		mA
I <sub>OTG_STANDBY</sub>	mode I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> +	VBAT = 8.4 V, VBUS = 12 V, 800 kHz switching frequency, MOSFET Qg = 4nC		4.2		mA
	I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST2</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	VBAT = 8.4 V, VBUS = 20 V, 800 kHz switching frequency, MOSFET Qg = 4nC		6.2		mA
CURRENT SENSE A	MPLIFIER					
V <sub>ACP_ACN_OP</sub>	Input common mode range	Voltage on ACP/ACN	3.8		26	V
V <sub>IADPT_CLAMP</sub>	I <sub>ADPT</sub> output clamp voltage		3.1	3.2	3.3	V
I <sub>IADPT</sub>	I <sub>ADPT</sub> output current				1	mA
	Input current sensing	$V_{(IADPT)} / V_{(ACP-ACN)}$ , REG0x12[4] = 0		20		V/V
A <sub>IADPT</sub>	gain	$V_{(IADPT)} / V_{(ACP-ACN)}$ , REG0x12[4] = 1		40		V/V
	Input current monitor	V <sub>(ACP-ACN)</sub> = 40.96 mV	-2%		2%	
V		V <sub>(ACP-ACN)</sub> = 20.48 mV	-3%		3%	
V <sub>IADPT_ACC</sub>	accuracy	V <sub>(ACP-ACN)</sub> =10.24 mV	-6%		6%	
		V <sub>(ACP-ACN)</sub> = 5.12 mV	-10%		10%	
C <sub>IADPT_MAX</sub>	Maximum capacitance at IADPT Pin				100	pF
V <sub>SRP_SRN_OP</sub>	Battery common mode range	Voltage on SRP/SRN	2.5		19.2	V
V <sub>IBAT_CLAMP</sub>	IBAT output clamp voltage		3.05	3.2	3.3	V
I <sub>IBAT</sub>	IBAT output current				1	mA
	Charge and	$V_{(IBAT)} / V_{(SRN-SRP)}$ , REG0x12[3] = 0,		8		V/V
A <sub>IBAT</sub>	discharge current sensing gain on IBAT pin	V <sub>(IBAT)</sub> / V <sub>(SRN-SRP)</sub> , REG0x12[3] = 1,		16		V/V
		V <sub>(SRN-SRP)</sub> = 40.96 mV	-2%		2%	
	Charge and discharge current	V <sub>(SRN-SRP)</sub> = 20.48 mV	-4%		4%	
IBAT_CHG_ACC	monitor accuracy on	V <sub>(SRN-SRP)</sub> =10.24 mV	-7%		7%	
	IBAT pin	V <sub>(SRN-SRP)</sub> = 5.12 mV	-15%		15%	
C <sub>IBAT_MAX</sub>	Maximum capacitance at IBAT Pin				100	pF
SYSTEM POWER SE	NSE AMPLIFIER					1
V <sub>PSYS</sub>	PSYS output voltage range		0		3.3	V
I <sub>PSYS</sub>	PSYS output current		0		160	μA
A <sub>PSYS</sub>	PSYS system gain	$I_{(PSYS)} / (P_{(IN)} + P_{(BAT)}), REG0x30[13:12] = 00b; REG0x30[9] = 1b$		1		μΑ/W
A <sub>PSYS</sub>	PSYS system gain	$I_{(PSYS)} / P_{(IN)}$ , REG0x30[13:12]= 01b;REG0x30[9] = 1b		1		μΑ/W



 $V_{VBUS\ UVLOZ} < V_{VBUS} < V_{ACOV\ FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARA	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PSYS gain accuracy	Adapter only with system power = 19.5 V / 45 W, TA = 0 to 85°C	-4%		4%	
V <sub>PSYS_ACC</sub>	(REG0x30[13:12] = 00b)	Battery only with system power = 11 V / 44 W, TA = 0 to 85°C	-3%		3%	
	PSYS gain accuracy (REG0x30[13:12] = 01b)	Adapter only with system power = 19.5 V / 45 W, TA = 0 to 85°C	-4%		4%	
V <sub>PSYS_CLAMP</sub>	PSYS clamp voltage		3		3.3	V
VMIN ACTIVE PROT	ECTION(VAP) PROCHO	OT COMPARATOR				
V <sub>SYS_TH1Z</sub>	VAP VSYS rising threshold 1	VSYS_TH1 rising	6.4	6.6	6.75	V
V <sub>SYS_TH1</sub>	VAP VSYS falling threshold 1	VSYS_TH1 falling REG33<7:2>=100010b	6.3	6.5	6.65	٧
V <sub>SYS_TH1_HYST</sub>	VAP VSYS threshold 1 hysteresis			100		mV
tsys_TH1_falling_DEG	VSYS threshold 1 falling deglitch for VAP shooting			4		us
V <sub>SYS_TH2Z</sub>	VAP VSYS rising threshold 2	VSYS_TH2 rising	6.1	6.3	6.45	٧
V <sub>SYS_TH2</sub>	VAP VSYS falling threshold 2	VSYS_TH2 falling REG37<7:2>=011111b	6.0	6.2	6.35	V
V <sub>SYS_TH2_HYST</sub>	VAP VSYS threshold 2 hysteresis			100		mV
t <sub>SYS_TH2_falling_DEG</sub>	VSYS threshold 2 falling deglitch for throttling			4		us
V <sub>BUS_VAP_THZ</sub>	VAP mode VBUS rising threshold	VBUS_VAP_TH rising	3.15	3.35	3.50	٧
V <sub>BUS_VAP_TH</sub>	VAP mode VBUS falling threshold	VBUS_VAP_TH falling REG37<15:9>=0000000b	3.0	3.2	3.35	V
V <sub>BUS_VAP_TH_HYST</sub>	VAP mode VBUS threshold hysteresis			150		mV
t <sub>BUS_VAP_TH_falling_DEG</sub>	VBUS falling deglitch for throttling			4		us
VSYS UNDER VOLT	AGE LOCKOUT COMPA	ARATOR				
V <sub>SYS_UVLOZ</sub>	VSYS undervoltage rising threshold(≥1S)	VSYS rising	2.3	2.5	2.65	V
V <sub>SYS_UVLO</sub>	VSYS undervoltage falling threshold(≥1S)	VSYS falling REG36<15:13>=000b	2.2	2.4	2.55	V
V <sub>SYS_UVLO_HYST</sub>	VSYS undervoltage hysteresis(≥1S)			100		mV
VBUS UNDER VOLT	AGE LOCKOUT COMPA	ARATOR				
V <sub>VBUS_UVLOZ</sub>	VBUS undervoltage rising threshold	VBUS rising	2.35	2.55	2.80	V
V <sub>VBUS_UVLO</sub>	VBUS undervoltage falling threshold	VBUS falling	2.2	2.4	2.6	V
V <sub>VBUS_UVLO_HYST</sub>	VBUS undervoltage hysteresis			150		mV
V <sub>VBUS_</sub> CONVEN	VBUS converter enable rising threshold	VBUS rising	3.2	3.5	3.9	V

 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV\_FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARA	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>VBUS_CONVENZ</sub>	VBUS converter enable falling threshold	VBUS falling	2.9	3.2	3.5	٧
V <sub>VBUS_CONVEN_HYST</sub>	VBUS converter enable hysteresis			300		mV
BATTERY UNDER V	OLTAGE LOCKOUT CO	MPARATOR				
V <sub>VBAT_UVLOZ</sub>	VBAT undervoltage rising threshold	VSRN rising	2.35	2.55	2.80	V
V <sub>VBAT_UVLO</sub>	VBAT undervoltage falling threshold	VSRN falling	2.2	2.4	2.6	V
V <sub>VBAT_UVLO_HYST</sub>	VBAT undervoltage hysteresis			150		mV
V <sub>VBAT_OTGEN</sub>	VBAT OTG enable rising threshold	VSRN rising	3.25	3.55	3.85	V
V <sub>VBAT_OTGENZ</sub>	VBAT OTG enable falling threshold	VSRN falling	2.15	2.4	2.65	٧
V <sub>VBAT_OTGEN_HYST</sub>	VBAT OTG enable hysteresis			1150		mV
VBUS UNDER VOLT	AGE COMPARATOR (O	TG MODE)				
V <sub>VBUS_OTG_UV</sub>	VBUS undervoltage falling threshold	As percentage of REG0x3B()		85%		
t <sub>VBUS_OTG_UV</sub>	VBUS time undervoltage deglitch			7		ms
VBUS OVER VOLTA	GE COMPARATOR (OT	G MODE)				
V <sub>VBUS_OTG_OV</sub>	VBUS overvoltage rising threshold	As percentage of REG0x3B()		110%		
t <sub>VBUS_OTG_OV</sub>	VBUS Time Overvoltage Deglitch			10		ms
PRE-CHARGE to FA	ST CHARGE TRANSITI	ON(For ≥2S)				
V <sub>BAT_VSYS_MIN_RISE</sub>	LDO mode to fast charge mode threshold, VSRN rising	as percentage of 0x3E()	98%	100%	102%	
V <sub>BAT_VSYS_MIN_FALL</sub>	LDO mode to fast charge mode threshold, VSRN falling	as percentage of 0x3E()		97.5%		
V <sub>BAT_VSYS_MIN_HYST</sub>	Fast charge mode to LDO mode threshold hysteresis	as percentage of 0x3E()		2.5%		
BATTERY LOWV CO	MPARATOR (Pre-charg	ge to Fast Charge Threshold for 1S)				
V <sub>BATLV_FALL</sub>	BATLOWV falling threshold			2.8		V
V <sub>BATLV_RISE</sub>	BATLOWV rising threshold			3		V
V <sub>BATLV_RHYST</sub>	BATLOWV hysteresis			200		mV
	AGE COMPARATOR (AC	cov)	1			
V <sub>ACOV_RISE</sub>	VBUS overvoltage rising threshold	VBUS rising	26.0	26.8	27.7	٧
V <sub>ACOV_FALL</sub>	VBUS overvoltage falling threshold	VBUS falling	25.0	25.8	26.7	V



 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV\_FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ACOV_HYST</sub>	VBUS overvoltage hysteresis			1.0		V
t <sub>ACOV_RISE_DEG</sub>	VBUS deglitch overvoltage rising	VBUS converter rising to stop converter		100		us
t <sub>ACOV_FALL_DEG</sub>	VBUS deglitch overvoltage falling	VBUS converter falling to start converter		1		ms
INPUT OVER CUR	RENT COMPARATOR (AC	COC)				
V <sub>ACOC</sub>	ACP to ACN rising threshold, w.r.t. ILIM2 in REG0x33[15:11]	Voltage across input sense resistor rising, Reg0x31[2]= 1	180%	200%	220%	
V <sub>ACOC_FLOOR</sub>	Measure between ACP and ACN	Set IIN_DPM to minimum	44	50	56	mV
V <sub>ACOC_CEILING</sub>	Measure between ACP and ACN	Set IIN_DPM to maximum	172	180	188	mV
t <sub>ACOC_DEG_RISE</sub>	Rising deglitch time	Deglitch time to trigger ACOC		250		us
t <sub>ACOC_RELAX</sub>	Relax time	Relax time before converter starts again		250		ms
	OLTAGE COMPARATOR (	SYSOVP)				1
		1 s	5.8	6	6.1	V
V <sub>SYSOVP_RISE</sub>	System overvoltage	2 s	11.7	12	12.2	V
	rising threshold to turnoff converter	3 s	19	19.5	20	V
	turnon converter	4 s	19	19.5	20	V
		1 s		5.5		V
	Custom avamenta as	2 s		11.7		V
$V_{SYSOVP\_FALL}$	System overvoltage falling threshold	3 s		19.3		V
		4 s		19.3		V
Isysovp	Discharge current when SYSOVP stop switching was triggered	on VSYS pin		20		mA
BAT OVER-VOLTA	AGE COMPARATOR (BAT	OVP)	·			
	Overvoltage rising	1 s, 4.2 V	102.5%	104%	106%	
V <sub>BATOVP_RISE</sub>	threshold as percentage of VBAT_REG in REG0x15()	≥2 s	102.5%	104%	105%	
	Overvoltage falling	1 s	100%	102%	104%	
V <sub>BATOVP_</sub> FALL	threshold as percentage of VBAT_REG in REG0x15()	≥2 s	100%	102%	103%	
	Overvoltage	1 s		2%		
V <sub>BATOVP_HYST</sub>	hysteresis as percentage of VBAT_REG in REG0x15()	≥2 s		2%		
I <sub>BATOVP</sub>	Discharge current during BATOVP	Discharge current through VSYS pin		40		mA

English Data Sheet: SLUSDU3

 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV\_FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

VOCP_limit_Q2  VOCP_limit_SYSSHORT_Q 2  CONVERTER OVER-CU  VOCP_limit_ACX  VOCP_limit_SYSSHORT_A	Converter Over- Current Limit across Q2 MOSFET drain to source voltage System Short or SRN < 2.4 V	TEST CONDITIONS  Reg0x31[5]=1  Reg0x31[5]=0  Reg0x31[5]=1  Reg0x31[5]=0  OR (ACX)  Reg0x31[4]=1; RSNS_RAC=0b	MIN	150 210 45 60	MAX	mV mV mV
VOCP_limit_Q2  VOCP_limit_SYSSHORT_Q  CONVERTER OVER-CI  VOCP_limit_ACX  VOCP_limit_SYSSHORT_A	Current Limit across Q2 MOSFET drain to source voltage System Short or SRN < 2.4 V  URRENT COMPARAT  Converter Over- Current Limit across ACP-ACN input current sensing	Reg0x31[5]=0  Reg0x31[5]=1  Reg0x31[5]=0  OR (ACX)		210 45 60		mV mV
VOCP_limit_Q2  VOCP_limit_SYSSHORT_Q  CONVERTER OVER-CI  VOCP_limit_ACX  VOCP_limit_SYSSHORT_A	Q2 MOSFET drain to source voltage  System Short or SRN < 2.4 V  URRENT COMPARAT  Converter Over- Current Limit across ACP-ACN input current sensing	Reg0x31[5]=1 Reg0x31[5]=0 OR (ACX)		45 60		mV
CONVERTER OVER-CI  VOCP_limit_ACX  VOCP_limit_SYSSHORT_A	< 2.4 V  URRENT COMPARAT  Converter Over- Current Limit across  ACP-ACN input current sensing	Reg0x31[5]=0 OR (ACX)		60		
CONVERTER OVER-CI  VOCP_limit_ACX  VOCP_limit_SYSSHORT_A	< 2.4 V  URRENT COMPARAT  Converter Over- Current Limit across  ACP-ACN input current sensing	OR (ACX)				mV
Vocp_limit_ACX  Vocp_limit_Sysshort_A	Converter Over- Current Limit across ACP-ACN input current sensing			450		
Vocp_limit_ACX  Vocp_limit_Sysshort_A	Converter Over- Current Limit across ACP-ACN input current sensing			450		
VOCP_limit_ACX  VOCP_limit_SYSSHORT_A	Current Limit across ACP-ACN input current sensing	11eg0x01[4]=1,110110_1110=00				mV
		Reg0x31[4]=0;RSNS_RAC=0b		280		mV
	System Short or SRN	Reg0x31[4]=1		90		mV
	< 2.4 V	Reg0x31[4]=0		150		mV
THERMAL SHUTDOWN	N COMPARATOR	<u> </u>				
	Thermal shutdown					
I SHUT_RISE r	rising temperature	Temperature increasing		155		°C
OLULTE EALL	Thermal shutdown falling temperature	Temperature reducing		135		°C
	Thermal shutdown hysteresis			20		°C
	Thermal deglitch shutdown rising			100		us
	Thermal deglitch shutdown falling			12		ms
ICRIT PROCHOT COMI	PARATOR	1				
I <sub>ICRIT_PRO</sub> t	Input current rising threshold for throttling as 10% above ILIM2 (REG0x33[15:11])	Only when ILIM2 setting is higher than 2A	105%	110%	117%	
INOM PROCHOT COMI	PARATOR					
I INOM_PRO I	INOM rising threshold as 10% above IIN_DPM (REG0x22[15:8])		105%	110%	116%	
BATTERY DISCHARGE	E CURRENT LIMIT PR	OCHOT COMPARATOR(IDCHG)				
	IDCHG threshold1 for	Reg0x34h<15:10>=010000b, with 10mΩ SRP/SRN		8192		mA
I <sub>DCHG_TH1</sub> t	throttling CPU	current sensing resistor	96%		103%	
DOUG BEGA	IDCHG threshold1 deglitch time	Reg0x34h<9:8>=01b		1.25		sec
	IDCHG threshold2 for throttling CPU	Reg0x34h<15:10>=010000b 36h<5:3>=001b,with 10mΩ SRP/SRN current sensing resistor	96%	12288	103%	mA
T	IDCHG threshold2 deglitch time	Reg0x36h<7:6>=01b	2070	1.6	. 30 / 0	ms
INDEPENDENT COMPA	<u> </u>					
		Pagov20b<7>= 1 CMDINI falling	4 47	1.0	4.00	17
VILLED OLID	Independent comparator threshold	Reg0x30h<7>= 1, CMPIN falling Reg0x30h<7>= 0, CMPIN falling	1.17 2.27	2.3	1.23 2.33	V
V <sub>INDEP_CMP_HYS</sub>	Independent comparator hysteresis	CMPIN falling		100		mV
POWER MOSFET DRIV	/ER					



V<sub>VBUS</sub> <sub>UVLOZ</sub> < V<sub>VBUS</sub> < V<sub>ACOV</sub> <sub>FALL</sub>, T<sub>J</sub> = -40°C to +125°C, and T<sub>J</sub> = 25°C for typical values (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM OSCILLATOR	AND RAMP					
F <sub>SW</sub>	PWM switching frequency	Reg0x12[9] = 0	1020	1200	1380	kHz
F <sub>SW</sub>	PWM switching frequency	Reg0x12[9] = 1	680	800	920	kHz
BATFET GATE DRIV	VER (BATDRV)					
V <sub>BATDRV_ON</sub>	Gate drive voltage on BATFET		8.5	10	11.5	V
V <sub>BATDRV_DIODE</sub>	Drain-source voltage on BATFET during ideal diode operation			30		mV
R <sub>BATDRV_ON</sub>	Measured by sourcing 10 μA current to BATDRV		3	4	6	kΩ
R <sub>BATDRV_OFF</sub>	Measured by sinking 10 μA current from BATDRV			1.2	2.1	kΩ
PWM HIGH SIDE DE	RIVER (HIDRV Q1)					
R <sub>DS_HI_ON_Q1</sub>	High-side driver (HSD) turnon resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5 V		6		Ω
R <sub>DS_HI_OFF_Q1</sub>	High-side driver turnoff resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5 V		1.3	2.2	Ω
V <sub>BTST1_REFRESH</sub>	Bootstrap refresh comparator falling threshold voltage	V <sub>BTST1</sub> - V <sub>SW1</sub> when low-side refresh pulse is requested	3.2	3.7	4.6	V
PWM HIGH SIDE DE	RIVER (HIDRV Q4)		-			
R <sub>DS_HI_ON_Q4</sub>	High-side driver (HSD) turnon resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5 V		6		Ω
R <sub>DS_HI_OFF_Q4</sub>	High-side driver turnoff resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5 V		1.5	2.4	Ω
V <sub>BTST2_REFRESH</sub>	Bootstrap refresh comparator falling threshold voltage	V <sub>BTST2</sub> - V <sub>SW2</sub> when low-side refresh pulse is requested	3.3	3.7	4.6	V
PWM LOW SIDE DR	,					
R <sub>DS_LO_ON_Q2</sub>	Low-side driver (LSD) turnon resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5.5 V		6		Ω
R <sub>DS_LO_OFF_Q2</sub>	Low-side driver turnoff resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5.5 V		1.7	2.6	Ω
PWM LOW SIDE DR	RIVER (LODRV Q3)		•			
R <sub>DS_LO_ON_Q3</sub>	Low-side driver (LSD) turnon resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5.5 V		7.6		Ω
R <sub>DS_LO_OFF_Q3</sub>	Low-side driver turnoff resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5.5 V		2.9	4.6	Ω
INTERNAL SOFT S	TART During Charge En	able	•			
SS <sub>STEP_SIZE</sub>	Charge current soft- start step size			64		mA
SS <sub>STEP_TIME</sub>	Charge current soft- start duration time for each step			8		us
INTEGRATED BTST	DIODE (D1)		•			



 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV\_FALL}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>F_D1</sub>	Forward bias voltage	IF = 20 mA at 25°C		0.8		V
V <sub>R_D1</sub>	Reverse breakdown voltage	IR = 2 μA at 25°C			20	V
INTEGRATED BTST	DIODE (D2)		1			
V <sub>F_D2</sub>	Forward bias voltage	IF = 20 mA at 25°C		0.8		V
V <sub>R_D2</sub>	Reverse breakdown voltage	IR = 2 μA at 25°C			20	V
INTERFACE		L				
LOGIC INPUT (SDA,	SCL)					
V <sub>IN_LO</sub>	Input low threshold	SMBus			0.8	V
V <sub>IN_ HI</sub>	Input high threshold	SMBus	2.1			V
	N DRAIN (SDA, CHRG	OK, CMPOUT)	1			
V <sub>OUT_LO</sub>	Output saturation voltage	5 mA drain current			0.4	V
V <sub>OUT_LEAK</sub>	Leakage current	Voltage = 7 V	-1		1	μA
LOGIC INPUT (OTG/	VAP/FRS pin)		1			
V <sub>IN_LO_OTG</sub>	Input low threshold				0.4	V
V <sub>IN_HI_OTG</sub>	Input high threshold		1.3			V
LOGIC OUTPUT OPI	EN DRAIN SDA		'			
V <sub>OUT_LO_SDA</sub>	Output Saturation Voltage	5 mA drain current			0.4	٧
V <sub>OUT_LEAK_SDA</sub>	Leakage Current	Voltage = 7 V	-1		1	μΑ
	N DRAIN CHRG_OK					
V <sub>OUT_LO_CHRG_OK</sub>	Output Saturation Voltage	5 mA drain current			0.4	٧
V <sub>OUT_LEAK_CHRG_OK</sub>	Leakage Current	Voltage = 7 V	-1		1	μA
LOGIC OUTPUT OPI	N DRAIN CMPOUT					
V <sub>OUT_LO_CMPOUT</sub>	Output Saturation Voltage	5 mA drain current			0.4	V
V <sub>OUT_LEAK_CMPOUT</sub>	Leakage Current	Voltage = 7 V	-1		1	μΑ
LOGIC OUTPUT OPI	EN DRAIN (PROCHOT)					•
V <sub>OUT_LO_PROCHOT</sub>	Output saturation voltage	50 Ω pullup to 1.05 V / 5-mA			300	mV
V <sub>OUT_LEAK_PROCHOT</sub>	Leakage current	Voltage = 5.5 V	-1		1	μA
ANALOG INPUT (ILI	M_HIZ)					
V <sub>HIZ_LO</sub>	Voltage to get out of HIZ mode	ILIM_HIZ pin rising	0.8			V
V <sub>HIZ_HIGH</sub>	Voltage to enable HIZ mode	ILIM_HIZ pin falling			0.4	V
ANALOG INPUT (CE	LL_BATPRESZ)		'			
V <sub>CELL_4S</sub>	4S setting	CELL_BATPRESZ pin voltage as percentage of REGN = 6 V	68.4%	75%	81.5%	
V <sub>CELL_3S</sub>	3S setting	CELL_BATPRESZ pin voltage as percentage of REGN = 6 V	51.7%	55%	65%	
V <sub>CELL_2S</sub>	2S setting	CELL_BATPRESZ pin voltage as percentage of REGN = 6 V	35%	40%	48.5%	
V <sub>CELL_1S</sub>	1S setting	CELL_BATPRESZ pin voltage as percentage of REGN = 6 V	18.4%	25%	31.6%	
	- f	I .	1			1

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



 $V_{VBUS\ UVLOZ} < V_{VBUS} < V_{ACOV\ FALL}$ ,  $T_J = -40^{\circ}$ C to +125°C, and  $T_J = 25^{\circ}$ C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>CELL_BATPRESZ_RISE</sub>	Battery is present	CELL_BATPRESZ rising	18%		
V <sub>CELL_BATPRESZ_FALL</sub>	Battery is removed	CELL_BATPRESZ falling		15%	
ANALOG INPUT (COI	MP1, COMP2)				
I <sub>LEAK_COMP1</sub>	COMP1 Leakage		-120	120	nA
I <sub>LEAK_COMP2</sub>	COMP2 Leakage		-120	120	nA

### 8.6 Timing Requirements

		MIN	NOM	MAX	UNIT
SMBus TIM	ING CHARACTERISTICS				
t <sub>r</sub>	SCL/SDA rise time			300	ns
t <sub>f</sub>	SCL/SDA fall time			300	ns
t <sub>HIGH</sub>	SCL pulse width high	0.6		50	μs
t <sub>LOW</sub>	SCL pulse width low	1.3			μs
t <sub>SU:STA</sub>	Setup time for START condition	0.6			μs
t <sub>HD:STA</sub>	Start condition hold time after which first clock pulse is generated	0.6			μs
t <sub>SU:DAT</sub>	Data setup time	100			ns
t <sub>HD:DAT</sub>	Data hold time	300			ns
t <sub>su:sto</sub>	Set up time for STOP condition	0.6			μs
t <sub>BUF</sub>	Bus free time between START and STOP conditions	1.3			μs
f <sub>SCL</sub>	Clock frequency	10		400	kHz
HOST COM	MUNICATION FAILURE			·	
t <sub>TIMEOUT</sub>	SMBus bus release timeout <sup>(1)</sup>	25		35	ms
t <sub>BOOT</sub>	Deglitch for watchdog reset signal	10			ms
	Watchdog timeout period, REG0x12[14:13]=01	4	5.5	7	S
t <sub>WDI</sub>	Watchdog timeout period, REG0x12[14:13]=10	70	88	105	S
	Watchdog timeout period, REG0x12[14:13]=11	140	175	210	s


<sup>(1)</sup> Devices participating in a transfer timeout when any clock low exceeds the 25-ms minimum timeout period. Devices that have detected a timeout condition must reset the communication no later than the 35-ms maximum timeout period. Both a host and a target must adhere to the maximum value specified because it incorporates the cumulative stretch limit for both a host (10 ms) and a target (25 ms).

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25720


# 8.7 Typical Characteristics

 $R_{AC}$  = 5 m $\Omega$ ,  $R_{SR}$  = 5 m $\Omega$ , Inductance = 2.2  $\mu H$ , CCM Frequency = 800 kHz






## 8.7 Typical Characteristics (continued)



English Data Sheet: SLUSDU3



# 8.7 Typical Characteristics (continued)





## 9 Detailed Description

#### 9.1 Overview

The BQ25720 is a narrow VDC buck-boost charger controller for portable electronics such as notebook, detachable, ultrabook, tablet, and other mobile devices with rechargeable batteries. It provides seamless transition between different converter operation modes (buck, boost, or buck-boost), fast transient response, and high light load efficiency.

The BQ25720 supports a wide range of power sources, including USB-C PD ports, legacy USB ports, traditional AC-DC adapters, and so forth. It takes input voltage from 3.5 V to 26 V and charges a battery of 1 to in series. In the absence of an input source, the BQ25720 supports the USB On-the-Go (OTG) function from a cell battery to generate an adjustable 3 V to 24 V at the USB port with 8-mV resolution.

When only the battery powers the system and no external load is connected to the USB OTG port, the BQ25720 provides the Vmin Active Protection (VAP) feature. In VAP operation, the BQ25720 first charges up the voltage of the input decoupling capacitors at VBUS to store a certain amount of energy. During the system peak power spike, the huge current drawn from the battery introduces a larger voltage drop across the impedance from the battery to the system. The energy stored in the input capacitors will supplement the system, to prevent the system voltage from dropping below the minimum system voltage and leading the system to a black screen. This VAP is designed to absorb system power peaks during the periods of high demand to improve system turbo performance, which is highly recommended by Intel for the platforms with a 1S~2S battery.

The BQ25720 features Dynamic Power Management (DPM) to limit input power and avoid AC adapter overloading. During battery charging, as system power increases, charging current is reduced to maintain total input current below adapter rating. If system power demand temporarily exceeds adapter rating, the BQ25720 supports the NVDC architecture to allow battery discharge energy to supplement system power.

The BQ25720 monitors adapter current, battery current, and system power. The flexibility of the programmable PROCHOT output goes directly to the CPU for throttling back when needed.

The latest version of the USB-C PD specification includes Fast Role Swap (FRS) to ensure power role swapping occurs in a timely fashion so that the device(s) connected to the dock never experience momentary power loss or glitching. The device integrates FRS with compliance to the USB-C PD specification.

The TI patented switching frequency dithering pattern can significantly reduce EMI noise over the entire conductive EMI frequency range (150 kHz to 30 MHz). Multiple dithering scale options are available to provide flexibility for different applications to simplify EMI noise filter design.

In order to be compliant with Intel IMVP8 / IMVP9, the BQ25720 includes a PSYS function to monitor the total platform power from the adapter and battery. Besides PSYS, it provides both an independent input current buffer (IADPT) and a battery current buffer (IBAT) with highly accurate current sense amplifiers. If the platform power exceeds the available power from the adapter and battery, a PROCHOT signal is asserted to the CPU so that the CPU optimizes its performance to the power available to the system.

The SMBus host controls input current, charge current, and charge voltage registers with high resolution, high accuracy regulation limits. It also sets the PROCHOT timing and threshold profile to meet system requirements.


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSDU3



### 9.2 Functional Block Diagram





### 9.3 Feature Description

#### 9.3.1 Power-Up Sequence

The device powers up from the higher voltage of VBUS or VBAT through integrated power selector. The charger starts POR (power on reset) when VBUS exceeds  $V_{VBUS\ UVLOZ}$  or VBAT exceeds  $V_{VBAT\ UVLOZ}$ . 5 ms after either VBUS or VBAT becomes valid, the charger resets all the registers to the default state. Another 5 ms later, the user registers become accessible to the host.

Power up sequence when the charger is powered up from VBUS:

- After VBUS above V<sub>VBUS UVLOZ</sub>, enable 6-V LDO REGN pin and VDDA pin voltage increase accordingly. CHRG OK pin goes HIGH and the AC STAT is configured to 1.
- After passing VBUS qualification, the REGN voltage is setup. VINDPM is detected in VBUS steady state voltage and IIN DPM is detected at ILIM HIZ pin steady state voltage.
- Battery CELL configuration is read at CELL BATPRESZ pin voltage and compared to VDDA to determine cell configuration. Corresponding the default value of ChargeVoltage register (REG0x15()), ChargeCurrent register (Reg0x14), VSYS\_MIN register(Reg0x3E) and SYSOVP threshold are loaded.
- Converter powers up.

Power up sequence when the charger is powered up from VBAT:

- If only battery is present and the voltage is above V<sub>VBAT UVLOZ</sub>, charger wakes up and the BATFET is turned on and connecting the battery to system.
- By default, the charger is in low power mode (EN LWPWR = 1b) with lowest quiescent current. The REGN LDO stays off. The Quiescent current is minimized. PROCHOT is available through the independent comparator by setting EN PROCHOT LPWR=1b.
- The adapter present comparator is activated, to monitor the VBUS voltage.
- SDA and SDL lines stand by waiting for host commands.
- Device can move to performance mode by configuring EN\_LWPWR = 0b. The host can enable IBAT buffer through setting EN IBAT=1b to monitor discharge current. The PSYS, PROCHOT or the independent comparator also can be enabled by the host.
- In performance mode, the REGN LDO is always available to provide an accurate reference and gate drive voltage for the converter.

#### 9.3.2 Vmin Active Protection (VAP) with Battery only

When operating in battery only mode, high system peak power can cause the VSYS to drop below the minimum system voltage due to impedance of battery pack, charging sense resistor and BATFET. Device incorporates VAP mode to help supplement the system during high peak power events by releasing energy previously stored in the input capacitor. While the system is operating with normal power loads, the charger can be configured to store energy in the input capacitors by charging them up to a programamble voltage level. During these high system power spikes, the energy stored in the input capacitors will supplement the system, to prevent the system voltage from dropping below the minimum system voltage. The VAP mode can help achieve much better Turbo performance for Intel CPU under battery only condition. Please contact factory for more detail information about VAP mode.

## 9.3.3 Two-Level Battery Discharge Current Limit

To prevent the triggering of battery overcurrent protection and avoid battery wear-out, two battery current limit levels (IDCHG\_TH1 and IDCHG\_TH2) PROCHOT profiles are recommended to be enabled. Define IDCHG TH1 through REG0x34h[15:10], IDCHG TH2 is set through REG0x36[5:3] for fixed percentage of IDCHG\_TH1. There are dedicated de-glitch time setting registers(IDCHG\_DEG1 and IDCHG\_DEG2) for both IDCHG\_TH1 and IDCHG\_TH2.

When battery discharge current is continuously higher than IDCHG\_TH1 for more than IDCHG\_DEG1 deglitch time, PROCHOT is asserted immediately. If the discharge current reduces to lower than IDCHG TH1, then the time counter resets automatically. STAT\_IDCHG1 bit will be set to 1 after PROCHOT is triggered.

Product Folder Links: BQ25720

Set PP\_IDCHG1=1b to enable IDCHG\_TH1 for triggering PROCHOT.

Copyright © 2023 Texas Instruments Incorporated

When battery discharge current is continuously higher than IDCHG\_TH2 for more than IDCHG\_DEG2 deglitch time, PROCHOT is asserted immediately. If the discharge current reduces to lower than IDCHG\_TH2,

then the time counter resets automatically. STAT IDCHG2 bit will be set to 1 after PROCHOT is triggered.

Set PP\_IDCHG2=1b to enable IDCHG\_TH2 for triggering PROCHOT.




図 9-1. Two-Level Battery Discharging Current Trigger PROCHOT Diagram

#### 9.3.4 Fast Role Swap Feature

Fast Role Swap (FRS) means charger quickly swaps from power sink role to power source role to provide an OTG output voltage to accessories when the original power source is disconnected. This feature is defined to transfer the charger from forward mode to OTG mode quickly without dropping VBUS voltage per USB-C PD specification requirement. Please contact factory for more detail information about FRS mode.

#### 9.3.5 CHRG\_OK Indicator

CHRG\_OK is an active HIGH open drain indicator. It indicates the charger is in normal operation when the following conditions are valid:

- VBUS is above V<sub>VBUS</sub> CONVEN
- VBUS is below V<sub>ACOV</sub> FALL
- No faults triggered such as: SYSOVP/SYSUVP/ACOC/TSHUT/BATOVP/BATOC/force converter off.

#### 9.3.6 Input and Charge Current Sensing

The charger supports 10 m $\Omega$  and 5 m $\Omega$  for both input current sensing and charge current sensing. By default, 10 m $\Omega$  is enabled by POR setting RSNS\_RAC=0b and RSNS\_RSR=0b, if 5 m $\Omega$  sensing is used please configure RSNS\_RAC=1b and RSNS\_RSR=1b. Lower current sensing resistor can help improve overall charge efficiency especially under heavy load. At same time PSYS,IADPT,IBAT pin accuracy and IINDPM/ICHG/IOTG regulation accuracy get worse due to effective signal reduction in comparison to error signal components.

When RSNS\_RAC=RSNS\_RSR=0b and 10 m $\Omega$  is used for both input and charge current sensing, the precharge current clamp is 384 mA (2 A for 1S if VSYS\_MIN>VBAT>3 V ), the maximum IIN\_HOST setting is clamped at 6.35 A, and the maximum charge current is clamped at 8.128 A.

When RSNS\_RAC=RSNS\_RSR=1b and 5 mΩ is used for both input and charge current sensing, the charger will internally compensate pre-charge current clamp to be 384 mA (2 A for 1S if VSYS\_MIN>VBAT>3 V ) under 5-mΩ current sensing which keeps consistent between 10 mΩ and 5 mΩ. Under 5-mΩ current sensing application charge current range is doubled to 16.256 A. Based on EN\_FAST\_5MOHM register bit status and IADPT pin resistor the maximum input current can be configured referring to  $\frac{1}{5}$  9-1:

For defined current sense resistors (10 m $\Omega$ /5 m $\Omega$ ), PSYS function is still valid when unsymmetrical input current sense and charge current sense resistors are used. But RSNS\_RAC and RSNS\_RSR bit status have to be consistent with practical resistors used in the system.

INDUCTANCE (IADPT Pin Resistance)	EN_FAST_5MOHM	RSR_RAC BIT	MAXIMUM INPUT CURRENT LIMIT (IINDPM)
1.0 uH(90.9 kΩ)	Xb	RSNS_RAC=0b	6.35 A
1.5 uH(121 kΩ)	1b	RSNS_RAC=1b	6.35 A
2.2 uH(137 kΩ)	0b	RSNS_RAC=1b	10 A
2.2	Xb	RSNS_RAC=0b	6.35 A
3.3 uH(169 kΩ)	Xb	RSNS_RAC=1b	10 A

#### 9.3.7 Input Voltage and Current Limit Setup

The actual input current limit being adopted by the device is the lower setting of IIN\_DPM and ILIM\_HIZ pin. Register IIN\_DPM input current limit setting will reset for below scenarios:

- When adapter is removed (CHRG\_OK is not valid). Note when adapter is removed IIN\_HOST will be reset one time to 3.25 A, under battery only host is still able to overwrite IIN\_HOST register with a new value. If the adapter plug back in and CHRG\_OK is pulled up, IIN\_HOST will not be reset again.
- When input current optimization (ICO) is executed (EN\_ICO\_MODE=1b), the charger will automatically detect
  the optimized input current limit based on adapter output characteristic. The final IIN\_DPM register setting
  could be different from IIN\_HOST after ICO.

The voltage regulation loop of the charger regulates the input voltage to prevent the input adapter collapsing. The VINDPM threshold should be configured based on no load input voltage level. Charger initiates a VBUS voltage measurement without any load (VBUS at no load) right before the converter is enabled. The default VINDPM threshold is VBUS at no load – 1.28 V. Host can adjust VINDPM threshold after device POR through InputVoltage register(0x3D[]), range from 3.2V to 19.52V with LSB 64mV.

After input current and voltage limits are set, the charger device is ready to power up. The host can always program the input current and voltage limit after the charger being powered up based on the input source type.

### 9.3.8 Battery Cell Configuration

CELL\_BATPRESZ pin is biased with a resistor divider from VDDA to GND. After REGN LDO is activated (VDDA rise up), the device detects the battery configuration through CELL\_BATPRESZ pin bias voltage. No external cap is allowed at CELL\_BATPRESZ pin. When CELL\_BATPRESZ pin is pulled down to GND (because of battery removal) at the beginning of startup process, VSYS\_MIN = 3.6 V and SYS\_OVP = 25 V and Maximum charge voltage (REG0x15) follow 1 cell default setting 4.2 V. Refer to 表 9-2 for CELL\_BATPRESZ pin configuration typical voltage for swept cell count.

PIN VOLTAGE w.r.t. CHARGEVOLTAGE VSYS/VBAT **CELL COUNT SYSOVP** VSYS\_MIN **ADC OFFSET VDDA** (REG0x15h) 4S 75% 16.800 V 19.5 V 12.3 V 2.88 V 3S 55% 12.600 V 19.5 V 9.2 V 2.88 V 12 V 2S 40% 8.400 V 6.6 V 2.88 V 18 25% 4.200 V 6 V 3.6 V 2.88 V

4.200 V

表 9-2. Battery Cell Configuration

#### 9.3.9 Device HIZ State

Battery removal

0%

When input source is present, the charger can enter HIZ mode (converter shuts off) when ILIM\_HIZ pin voltage is below 0.4 V or EN\_HIZ is set to 1b. The charger is in the low quiescent current mode with REGN LDO enabled, ADC circuits are disactivated to reduce quiescent current. In order to exit HIZ mode, ILIM\_HIZ pin voltage has to be higher than 0.8 V and EN\_HIZ bit has to be set to 0b.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25720

25 V

3.6 V

2.88 V

### 9.3.10 USB On-The-Go (OTG)

The device supports USB OTG operation to deliver power from the battery to other portable devices through USB port. The OTG mode output voltage is set in OTGVoltage register REG0x3B() with 8-mV LSB range from 3.0 V to 24 V. The OTG mode output current is set in OTGCurrent register REG0x3C with 50-mA LSB range from 0 A to 6.35 A under 10-m $\Omega$  input current sensing. Both OTG voltage and OTG current are qualified for USB-C<sup>TM</sup> programed power supply (PPS) specification in terms of resolution and accuracy. The OTG mode can be enabled following below steps:

- Set target OTG current limit in OTGCurrent register, VBUS is below V<sub>VBUS</sub> CONVENZ.
- Set OTG VAP MODE = 1b and EN OTG = 1b.
- OTG/VAP/FRS pin is pulled high.
- 15 ms after the above conditions are valid, converter starts and VBUS ramps up to target voltage. CHRG\_OK pin goes HIGH if OTG\_ON\_CHRGOK= 1b.

OTG/VAP/FRS pin is used as multi-function to enable OTG, VAP and FRS mode.

#### 9.3.11 Converter Operation

The charger operates in buck, buck-boost and boost mode under different VBUS and VSYS combination. The buck-boost can operate seamlessly across the three operation modes. The 4 main switches operating status under continuous conduction mode (CCM) are listed below for reference.

MODE		виск	BUCK-BOOST	BOOST			
	Q1 Switching		Switching	ON			
	Q2	Q2 Switching		OFF			
	Q3 OFF		Switching	Switching			
	Q4	ON	Switching	Switching			

表 9-3. MOSFET Operation

#### 9.3.12 Inductance Detection Through IADPT Pin

The charger reads the inductance value through the resistance tied to IADPT pin before the converter starts up. The resistances recommended for 1- $\mu$ H (1200 kHz), 2.2- $\mu$ H (800 kHz), and 3.3- $\mu$ H (800 kHz) inductance are 90.9 k $\Omega$ , 137 k $\Omega$ , 169 k $\Omega$ , respectively. A surface mount chip resistor with ±2% or better tolerance must to be used for an accurate inductance detection. In order to detect the correct IADPT pin pull down resistance and get rid of disturbance from external circuit, before converter startup all the additional sensing circuit connecting to IADPT pin should be high impedance.

 INDUCTOR IN USE
 RESISTOR ON IADPT PIN

 1 μH (recommended for 1200 kHz)
 90.9 kΩ

 1.5 μH (recommended for 800 kHz)
 121 kΩ

 2.2 μH (recommended for 800 kHz)
 137 kΩ or 140 kΩ

 3.3 μH (recommended for 800 kHz)
 169 kΩ

表 9-4. Inductor Detection through IADPT Resistance

# 9.3.13 Converter Compensation

The charger employs two compensation pins COMP1 and COMP2 for converter compensation purpose, appropriate RC network is needed to guarantee converter steady state and transient operation. Under different operation frequency corresponding RC network value needs to be configured respectively as shown in below table. The definition of these RC components can be referred to  $\boxtimes$  9-2. It is not recommended to change the compensation network value due to the complexity of various operation modes.



表 9-5. Co	mpensation	Config	uration
-----------	------------	--------	---------

COMPONENT VALUE	INDUCTOR	COMP1 R1	COMP1 C11	COMP1 C12	COMP2 R2	COMP2 C21	COMP2 C22
800 kHz	3.3 µH	16.9 kΩ	3.3 nF	33 pF	15 kΩ	1200 pF	15 pF
800 kHz	2.2 µH	16.9 kΩ	3.3 nF	33 pF	10 kΩ	1200 pF	15 pF
800 kHz	1.5 µH	16.9 kΩ	3.3 nF	33 pF	6.8 kΩ	1200 pF	15 pF
1200 kHz	1.0 µH	16.9 kΩ	3.3 nF	33 pF	5 kΩ	1200 pF	15 pF




図 9-2. Compensation RC Network

#### 9.3.14 Continuous Conduction Mode (CCM)

With sufficient charge or system current, the inductor current does not cross 0 A, which is defined as CCM. The controller starts a new cycle with ramp coming up from 200 mV. As long as the error amplifier output voltage is above the ramp voltage, the high-side MOSFET (HSFET) stays on. When the ramp voltage exceeds error amplifier output voltage, HSFET turns off and low-side MOSFET (LSFET) turns on. At the end of the cycle, ramp gets reset and LSFET turns off, ready for the next cycle. There is always break-before-make logic during transition to prevent cross-conduction and shoot-through. During the dead time when both MOSFETs are off, the body-diode of the low-side power MOSFET conducts the inductor current.

During CCM, the inductor current always flows. Having the LSFET turn-on when the HSFET is off keeps the power dissipation low and allows safe charging at high currents.

#### 9.3.15 Pulse Frequency Modulation (PFM)

In order to improve converter light-load efficiency, BQ25720 switches to PFM operation at light load. The effective switching frequency will decrease accordingly when system load decreases. The minimum frequency can be limited to 25 kHz when the OOA feature is enabled (EN\_OOA=1b) to avoid audible noise.

### 9.3.16 Switching Frequency and Dithering Feature

Normally, the IC switches in fixed frequency which can be adjusted through PWM\_FREQ register bit. The Charger also support frequency dithering function to improve EMI performance. This function is disabled by default with setting EN\_DITHER=00b. It can be enabled by setting EN\_DITHER=01/10/11b, the switching frequency is not fixed when dithering is enabled. It varies within determined range by EN\_DITHER setting, 01/10/11b is corresponding to  $\pm 2\%/4\%/6\%$  switching frequency. Please contact factory for more detail information.

#### 9.3.17 Current and Power Monitor

### 9.3.17.1 High-Accuracy Current Sense Amplifier (IADPT and IBAT)

A high-accuracy current sense amplifier (CSA) is used to monitor the input current during forward charging, or output current during OTG (IADPT) and the charge/discharge current (IBAT). IADPT voltage is 20× or 40× the differential voltage across ACP and ACN. IBAT voltage is 8×/16× of the differential across SRP and SRN. After

Copyright © 2023 Texas Instruments Incorporated

input voltage or battery voltage is above UVLO, IADPT output becomes valid. To lower the voltage on current monitoring, a resistor divider from CSA output to GND can be used and accuracy over temperature can still be achieved.

- V<sub>IADPT</sub> = 20 or 40 × (V<sub>ACP</sub> V<sub>ACN</sub>) during forward mode, or 20 or 40 × (V<sub>ACN</sub> V<sub>ACP</sub>) during reverse OTG mode.
- V<sub>IBAT</sub> = 8 or 16 × (V<sub>SRP</sub> V<sub>SRN</sub>) during forward charging mode.
- V<sub>IBAT</sub> = 8 or 16 × (V<sub>SRN</sub> V<sub>SRP</sub>) during forward supplement mode, reverse OTG mode and battery only discharge scenario.

A maximum 100-pF capacitor is recommended to connect on the output for decoupling high-frequency noise. An additional RC filter is optional. Note that RC filtering has additional response delay. The CSA output voltage is clamped at 3.3 V.

#### 9.3.17.2 High-Accuracy Power Sense Amplifier (PSYS)

The charger monitors total system power. During forward mode, the input adapter powers the system. During reverse OTG mode and battery only discharge scenario, the battery powers the system and VBUS output. The ratio of PSYS pin output current and total system power,  $K_{PSYS}$ , can be programmed in PSYS\_RATIO register bit with default 1  $\mu$ A/W. The input and charge sense resistors ( $R_{AC}$  and  $R_{SR}$ ) are selected in RSNS\_RAC bit and RSNS\_RSR bit. By default, PSYS\_CONFIG=00b and PSYS voltage can be calculated with  $\pm$  1, where  $I_{IN}$ >0 when the charger is in forward charging and  $I_{IN}$ <0 when charger is in OTG operation; where  $I_{BAT}$ >0 when the battery is in charging and  $I_{BAT}$ <0 when battery is discharging.

$$V_{PSYS} = R_{PSYS} \cdot K_{PSYS} (V_{ACP} \cdot I_{IN} + V_{SYS} \cdot I_{BAT})$$

$$\tag{1}$$

 $R_{AC}$  and  $R_{SR}$  values are not limited to symmetrical both 5 m $\Omega$  or both 10 m $\Omega$ . For defined current sense resistors (10 m $\Omega$ /5 m $\Omega$ ), PSYS function is still valid when  $R_{AC}$ =5 m $\Omega$ (RSNS\_RAC=1b) and  $R_{SR}$ =10 m $\Omega$ (RSNS\_RAC=0b), vice versa. As long as RSNS\_RAC and RSNS\_RSR bit status are consistent with practical resistors used in the system.

Charger can block IBAT contribution to above equation by setting PSYS\_CONFIG =01b in forward mode and block IBUS contribution to above equation by setting PSYS\_OTG\_IDCHG=1b in OTG mode.

To minimize the quiescent current, the PSYS function is disabled by default PSYS\_CONFIG = 11b.

CASE#	PSYS_CONFIG BITS	PSYS_OTG_IDCHG BITS	FORWARD MODE PSYS CONFIGURATION	OTG MODE PSYS CONFIGURATION
1	00b	0b	PSYS = PBUS+PBAT	PSYS = PBUS + PBAT
2	00b	1b	PSYS = PBUS+PBAT	PSYS =PBAT
3	01b	Xb	PSYS = PBUS	PSYS = 0
4	11b	Xb	PSYS = 0 (Disabled)	PSYS = 0 (Disabled)
5 (Reserved)	10b	Xb	PSYS = 0 (Reserved)	PSYS = 0 (Reserved)

表 9-6. PSYS Configuration Table

### 9.3.18 Input Source Dynamic Power Management

The charger supports Dynamic Power Management (DPM). Normally, the input power source provides power for the system load and/or charging the battery. When the input current exceeds the input current setting (IIN\_DPM), or the input voltage falls below the input voltage setting (VINDPM), the charger decreases the charge current to provide priority to the system load. As the system current rises, the available charge current drops accordingly towards zero. If the system load keeps increasing after the charge current drops down to zero, the system voltage starts to drop. As the system voltage drops below the battery voltage, the battery will discharge to supplement the heavy system load.



#### 9.3.19 Input Current Optimizer (ICO)

For a recognized input adapter, IINDPM can be configured precisely to prevent adapter collapasing. When a third party unknown adapter is used, then input voltage regulation (VINDPM) feature can be leveraged to prevent input crash. With the increasing of input current, voltage drops along the input cable also increases and voltage measured it charger input port decreases accordingly. VINDPM feature can limit input power from adapter by regulating VBUS at certain value configured at InputVoltage register(0x3Dh[]). However, the adapter may still overheat when it is kept running at its voltage limit for a long period of time. Therefore, it is preferred to operate the third party adapter slightly under its current rating. The Input Current Optimizer (ICO) feature can automatically maximize the power of unknown input adapter without continuously working under VINDPM. Note the ICO feature can only be employed when the adapter input current limit is at least 500 mA. Please contact factory for more detail information about ICO feature.

#### 9.3.20 Two-Level Adapter Current Limit (Peak Power Mode)

Usually adapter can supply current higher than DC rating for a few milliseconds to tens of milliseconds. The charger employs two-level input current limit, or peak power mode, to fully utilize the overloading capability and minimize battery discharge during system load transient. The level 1 current limit, or  $I_{LIM1}$ , is the same as adapter DC current, set in IIN\_DPM register. The level 2 overloading current, or  $I_{LIM2}$ , is set in ILIM2\_VTH, as a percentage of  $I_{LIM1}$ .

When the charger detects input current surge and battery discharge due to load transient (both the adapter and battery support the system together), or when the charger detects the system voltage starts to drop below VSYS\_MIN setting due to load transient (only the adapter supports the system), the charger will first apply  $I_{LIM2}$  for  $T_{OVLD}$  (PKPWR\_TOVLD\_DEG register bits), and then  $I_{LIM1}$  for up to  $T_{MAX} - T_{OVLD}$  time.  $T_{MAX}$  is programmed in PKPWR\_TMAX register bits. After  $T_{MAX}$ , if the load is still high, another peak power cycle starts. Charging is disabled during  $T_{MAX}$  and  $T_{OVLD}$  already expires; once  $T_{MAX}$ , expires, a new cycle starts and resumes charging automatically.

To prepare entering peak power follow below steps:

- · Set EN IIN DPM=1b to enable input current dynamic power management.
- Set EN EXTILIM=0b to disable external current limit.
- Set register IIN HOST based on adapter output current rating as the level 1 current limit(I<sub>I IM1</sub>)
- Set register bits ILIM2\_VTH according to the adapter overload capability as the level 2 current limit(I<sub>LIM2</sub>).
- Set register bits PKPWR\_TOVLD\_DEG as I<sub>LIM2</sub> effective duration time for each peak power mode operation
  cycle based on adapter capability.
- Set register bits PKPWR\_TMAX as each peak power mode operation cycling time based on adapter capability.

Depends on the battery existence and charge status peak power mode can be finally enabled with two different approaches:

- When battery is depleted in which VBAT is lower than VSYS\_MIN setting or battery is removed, host need to set EN\_PKPWR\_VSYS=1b to enable peak power mode triggered by system voltage undershoot. The undershoot threshold is the VSYS\_MIN register setting which is the system regulation point before load transient happens. Typical application waveform refer to <a>Image: 10-21</a>.
- When battery is not depleted in which VBAT is higher than VSYS\_MIN setting, host need to set EN\_PKPWR\_IIN\_DPM=1b to enable peak power mode triggered by input current overshoot. The overshoot threshold is IIN\_DPM register which is same as the level 1 current limit (I<sub>LIM1</sub>). Typical application waveform refer to 図 10-22.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25720




図 9-3. Two-Level Adapter Current Limit Timing Diagram

#### 9.3.21 Processor Hot Indication

When CPU is running turbo mode, the system peak power may exceed available power from adapter and battery together. The adapter current and battery discharge peak current, or system voltage drop is an indication that system power is too high. The charger processor hot function monitors these events, and PROCHOT pulse is asserted if the system power is too high. Once CPU receives PROCHOT pulse from charger, it slows down to reduce system power. The events monitored by the processor hot function includes:

- ICRIT: adapter peak current, as 110% of I<sub>LIM2</sub>
- INOM: adapter average current (110% of IIN\_DPM)
- IDCHG1: battery discharge current level 1
- IDCHG2: battery discharge current level 2, note IDCHG2 threshold is always larger than IDCHG1 threshold determined by IDCHG TH2 register setting.
- VBUS VAP: VBUS threshold to trigger PROCHOT in VAP mode 2 and 3.
- VSYS: system voltage on VSYS pin
- Adapter Removal: upon adapter removal (VBUS is lower than ACOK\_TH=3.2 V same as V<sub>VBUS\_CONVENZ</sub> threshold)
- Battery Removal: upon battery removal (CELL BATPRESZ pin goes LOW)
- CMPOUT: Independent comparator output (CMPOUT pin HIGH to LOW)
- VINDPM: VBUS lower than 83%/91%/100% of VINDPM setting. The effective threshold PROCHOT\_VINDPM is determined by combination of register PROCHOT\_VINDPM\_80\_90 bit and LOWER\_PROCHOT\_VINDPM bit:
  - PROCHOT VINDPM=VINDPM register setting: LOWER PROCHOT VINDPM=0b;
  - PROCHOT\_VINDPM=83% VINDPM register setting:
    - LOWER PROCHOT VINDPM=1b;PROCHOT VINDPM 80 90=0b;
  - PROCHOT\_VINDPM=91% VINDPM register setting:
     LOWER\_PROCHOT\_VINDPM=1b; PROCHOT\_VINDPM\_80\_90=1b;
- EXIT VAP: Every time when the charger exits VAP mode.

The threshold of ICRIT, IDCHG1,IDCHG2,VSYS or VINDPM, and the deglitch time of ICRIT, INOM, IDCHG1, IDCHG2, or CMPOUT are programmable through SMBus register bits. Except the PROCHOT\_EXIT\_VAP is always enabled, the other triggering events can be individually enabled in ProchotOption1[7:0], PP\_IDCHG2 and



PP\_VBUS\_VAP. When any enabled event in PROCHOT profile is triggered, PROCHOT is asserted low for a single pulse with minimal width programmable in PROCHOT\_WIDTH register bits. At the end of the single pulse, if the PROCHOT event is still active, the pulse gets extended until the event is removed.

If the PROCHOT pulse extension mode is enabled by setting EN\_PROCHOT\_EXT= 1b, the PROCHOT pin will be kept low until host writes PROCHOT\_CLEAR= 0b, even if the triggering event has been removed.

If the PROCHOT\_VINDPM or PROCHOT\_EXIT\_VAP is triggered, PROCHOT pin will always stay low until the host clears it, no matter the PROCHOT is in one pulse mode or in extended mode. In order to clear PROCHOT\_VINDPM, host needs to write 0 to STAT\_VINDPM. In order to clear PROCHOT\_EXIT\_VAP, host needs to write 0 to STAT\_EXIT\_VAP.




図 9-4. PROCHOT Profile

#### 9.3.21.1 PROCHOT During Low Power Mode

During low power mode (EN LWPWR = 1), the charger offers a low power PROCHOT function with very low quiescent current consumption (~35 µA), which uses the independent comparator to monitor the system voltage, and assert PROCHOT to CPU if the system power is too high and resulting system voltage is lower than specific threshold.

Below lists the register setting to enable PROCHOT monitoring system voltage in low power mode.

- EN LWPWR = 1b to enable charger low power mode.
- REG0x34[7:0] = 00h
- REG0x30[6:4] = 000b
- Independent comparator threshold is always 1.2 V
- When EN PROCHOT LPWR = 1b, charger monitors system voltage. Connect CMPIN to voltage proportional to system voltage. PROCHOT triggers from HIGH to LOW when CMPIN voltage rises above 1.2




図 9-5. PROCHOT Low Power Mode Implementation

#### 9.3.21.2 PROCHOT Status

REG0x21[8:0] report which event in the profile triggers PROCHOT if the corresponding bit is set to 1. The status bit can be reset back to 0 after it is read by the host, when the current PROCHOT event is not active any more.

Assume there are two PROCHOT events, event A and event B. Event A triggers PROCHOT first, but event B is also active. Both status bits will be HIGH. At the end of the 10-ms PROCHOT pulse, if any of the PROCHOT event is still active (either A or B), the PROCHOT pulse is extended.

#### 9.3.22 Device Protection

### 9.3.22.1 Watchdog Timer

The charger includes a watchdog timer to terminate charging if the charger does not receive a write ChargeVoltage() or write ChargeCurrent() command within 175s (default value and adjustable via WDTMR ADJ). When watchdog timeout occurs, all register values are kept unchanged except ChargeCurrent() resets to 0 A. Write ChargeVoltage() or write ChargeCurrent() commands must be resent to reset watchdog timer. Writing WDTMR ADJ = 00b to disable watchdog timer or update new watchdog timer values can also



reset watchdog timer. New non-zero charge current value has to be written to ChargeCurrent() register to resume charging after watchdog timer expires.

#### 9.3.22.2 Input Overvoltage Protection (ACOV)

The charger has fixed ACOV voltage threshold with hysteresis. When VBUS pin voltage is higher than  $V_{ACOV\_RISE}$  for more than 100  $\mu$ s, it is considered as adapter overvoltage. CHRG\_OK pin will be pulled low by the charger, and the converter will be disabled. As system falls below battery voltage, BATFET will be turned on. When VBUS pin voltage falls below  $V_{ACOV\_FALL}$  for more than 1 ms, it is considered as adapter voltage returns back to normal voltage. CHRG\_OK pin is pulled high by external pull-up resistor. The converter resumes if enable conditions are valid.

#### 9.3.22.3 Input Overcurrent Protection (ACOC)

If the input current exceeds the 1.33× or 2× of ILIM2\_VTH set point ACOC\_TH (adjustable through ACOC\_VTH), after 250-µs rising edge de-glitch time converter stops switching because of input overcurrent protection (ACOC). ACOC is a non-latch fault, if input current falls below set point, after 250-ms falling edge de-glitch time converter starts switching again. ACOC is disabled by default and need to be enabled by configuring EN\_ACOC=1b. When ACOC is triggered, its corresponding status bit Fault ACOC will be set and it can be cleared by host read.

#### 9.3.22.4 System Overvoltage Protection (SYSOVP)

When the converter starts up, the BQ25720 reads CELL\_BATPRESZ pin configuration and sets ChargeVoltage() and SYSOVP threshold (1s - 6 V, 2s - 12 V, 3s/4s - 19.5 V). Before ChargeVoltage() is written by the host, the battery configuration will change with CELL pin voltage. When SYSOVP happens, the device latches off the converter. Fault SYSOVP status bit is set to 1. The user can clear latch-off by either writing 0 to the Fault SYSOVP status bit or removing and plugging in the adapter again. After latch-off is cleared, the converter starts again.

#### 9.3.22.5 Battery Overvoltage Protection (BATOVP)

Battery overvoltage may happen when user plugs in a wrong battery or a wrong regulation voltage is written into ChargeVoltage() register. The BATOVP rising threshold is 104% of regulation voltage set in ChargeVoltage() register, and falling threshold is 102% of regulation voltage set in ChargeVoltage() register. When BATOVP rising condition is triggered: if charge is enabled (charge current is not 0A) converter should shut down with both HS MOSFET and LS MOSFET turned off; if charge is disabled the converter should keep operating without disturbance until battery rise up system voltage to be high enough trigger SYSOVP. There is no user status bit to monitor. Note VBAT voltage used for BATOVP detection is based on SRN pin measurement. When BATOVP is triggered with charge enabled, 40-mA discharge current is added on VSYS pin will help discharge battery voltage.

#### 9.3.22.6 Battery Discharge Overcurrent Protection (BATOC)

The charger monitors the battery discharge current to provide the battery overcurrent protection (BATOC) through voltage across SRN and SRP. BATOC can be enabled by configuring EN\_BATOC=1b. BATOC threshold is selected either 133% of IDCHG\_TH2 or 200% IDCHG\_TH2 through BATOC\_VTH bit. The threshold is also clamped between 100 mV and 360 mV SRN-SRP cross voltage.

When discharge current is higher than the threshold after 250-µs deglitch time, BATOC fault is triggered, status bit Fault BATOC is set accordingly. Converter shuts down when BATOC is asserted to disable OTG operation and reduce discharge current. BATFET status is not impacted if need to supplement power to system.

BATOC is not a latch fault, therefore after BATOC fault is removed, with 250-ms relax time, converter resume switching automatically. But status bit Fault BATOC is only cleared by host read.

#### 9.3.22.7 Battery Short Protection (BATSP)

For multicell operation, if BAT voltage falls below VSYS\_MIN during charging, the maximum charger current is limited to 384 mA. For single-cell operation, if BAT voltage falls below 3.0 V during charging, the maximum charge current is limited to 384 mA; if BAT voltage is between 3.0 V and VSYS\_MIN then maximum charge current is limited to 2 A. Note VBAT voltage used for battery short detection is based on SRN pin measurement.

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

JAJSM11 - MAY 2021

#### 9.3.22.8 System Undervoltage Lockout (VSYS UVP) and Hiccup Mode

The charger VSYS UVP is enabled by POR ( VSYS UVP ENZ=0b) and can be disabled by writing VSYS UVP ENZ=1b. This protection is mainly defined to protect converter from system short circuit under both startup and steady state process. VSYS pin is used to monitor the system voltage, when VSYS is lower than 2.4 V (configurable through VSYS UVP register bits), there is 2-ms deglitch time, the IIN DPM is clamped to 0.5 A by the charger itself.

If hiccup mode is enabled with VSYS\_UVP\_NO\_HICCUP = 0b, after 2-ms deglitch time, the charger should shut down for 500 ms. The charger will restart for 10 ms if VSYS is still lower than 2.4 V, the charger should shut down again. This hiccup mode will be tried continuously, if the charger restart failed for 7 times in 90 second, the charger will be latched off. Fault VSYS UVP bit will be set to 1 to report a system short fault. The charger only can be enabled again by writing Fault VSYS UVP bit to 0b.

If hiccup mode is disabled VSYS\_UVP\_NO\_HICCUP = 1b. After 2-ms deglitch time, the charger should shut down and latched off. Fault VSYS UVP bit will be set to 1 to report a system short fault. The charger only can be enabled again once the host writes Fault VSYS UVP bit to 0b.

#### 9.3.22.9 Thermal Shutdown (TSHUT)

The WQFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As added level of protection, the charger converter turns off for selfprotection whenever the junction temperature reaches the 155°C. The charger stays off until the junction temperature falls below 135°C. During thermal shut down, the REGN LDO current limit is reduced to 16 mA and stays on. When the temperature falls below 135°C, charge can be resumed with soft start.

When thermal shut down is triggered, TSHUT status bit will be triggered. This status bit keep triggered until host read to clear it. If TSHUT is still present during host read, then this bit will try to be cleared when host read but finally keep triggered because TSHUT still exists.

#### 9.4 Device Functional Modes

#### 9.4.1 Forward Mode

When input source is connected to VBUS, BQ25720 is in forward mode to regulate system and charge battery.

#### 9.4.1.1 System Voltage Regulation with Narrow VDC Architecture

The device employs Narrow VDC architecture (NVDC) with BATFET separating the system from the battery. The minimum system voltage is set by VSYS MIN register REG0x3E(). Even with a depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is regulated at VSYS MIN register value. As the battery voltage rises above the minimum system voltage, system voltage is regulated 150 mV above battery voltage when BATFET is turned off (no charging or no supplement current). When in charging or in supplement mode, the voltage difference between the system and battery is the V<sub>DS</sub> of the BATFET and the BATFET is fully on.

#### 9.4.1.2 Battery Charging

The BQ25720 charges 1- to 4-cell battery in constant current (CC), and constant voltage (CV) mode. Based on CELL\_BATPREZ pin setting, the charger sets default battery voltage 4.2 V/cell to ChargeVoltage(). According to battery capacity, the host programs appropriate charge current to ChargeCurrent() register. When battery is full or battery is not in good condition to charge, host terminates charge by setting CHRG INHIBIT bit to 1b, or setting ChargeCurrent() to zero.

#### 9.4.2 USB On-The-Go

The BQ25720 supports USB OTG functionality to deliver power from the battery to other portable devices through USB port (reverse mode). The OTG output voltage is compliant with USB-C PD specification, including 5 V, 9 V, 15 V, and 20 V. The output current regulation is compliant with USB-C PD specification, including 500 mA, 1.5 A, 3 A and 5 A, and so forth.



Similar to forward operation, the device switches from PWM operation to PFM operation at light load to improve efficiency.

#### 9.4.3 Pass Through Mode (PTM)-Patented Technology

The charger can be operated in the pass through mode (PTM) to improve efficiency. In PTM, the Buck and Boost high-side FETs (Q1 and Q4) are both turned on, while the Buck and Boost low-side FETs are both turned off. The input power is directly passed through the charger to the system. The switching losses of MOSFETs and the inductor core loss are saved. The charger quiescent current under PTM mode is also minimized to further increase light load efficiency. Charger will be transition from normal Buck-Boost operation to PTM operation by setting EN\_PTM = 1b; and will transition out of PTM mode with host control by setting EN\_PTM =0b. Please contact factory for more detail information about PTM mode.

#### 9.5 Programming

The charger supports battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in セクション 9.5.1.1. The SMBus address is 12h . The ManufacturerID and DeviceID registers are assigned to identify the charger device. The ManufacturerID register command always returns 40h.

#### 9.5.1 SMBus Interface

The BQ25720 device operates as a target, receives control inputs from the embedded controller host through the SMBus interface. The BQ25720 device uses a simplified subset of the commands documented in *System Management Bus Specification V1.1*, which can be downloaded from <a href="https://www.smbus.org">www.smbus.org</a>. The device uses the SMBus read-word and write-word protocols (shown in 表 9-7 and 表 9-8) to communicate with the smart battery. The device performs only as a SMBus target device with address 0b0001001\_X (0x12H Write/0x13H Read) and does not initiate communication on the bus. In addition, the device has two identification registers, a 16-bit device ID register (0xFFH) and a 16-bit manufacturer ID register (0xFEH).

SMBus communication starts when VBUS is above  $V_{VBUS\ UVLO}$  or VBAT is above  $V_{VBAT\ UVLO}$ .

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pull-up resistors (10 k $\Omega$ ) for SDA and SCL to achieve rise times according to the SMBus specifications. Communication starts when the host signals a start condition, which is a high-to-low transition on SDA, while SCL is high. When the host has finished communicating, the host issues a stop condition, which is a low-to-high transition on SDA, while SCL is high. The bus is then free for another transmission.  $\boxtimes$  9-6 and  $\boxtimes$  9-7 show the timing diagram for signals on the SMBus interface. The address byte, command byte, and data bytes are transmitted between the start and stop conditions. The SDA state changes only while SCL is low, except for the start and stop conditions. Data is transmitted in 8-bit bytes and is sampled on the rising edge of SCL. Nine clock cycles are required to transfer each byte in or out of the device because either the host or the target acknowledges the receipt of the correct byte during the ninth clock cycle. The BQ25720 supports the charger commands listed in  $\gtrsim$  9-7.



#### 9.5.1.1 SMBus Write-Word and Read-Word Protocols

#### 表 9-7. Write-Word Format

<b>S</b> (1) (2)	SLAVE ADDRESS <sup>(1)</sup>	<b>W</b> (1) (3)	ACK (4) (5)	COMMAND BYTE <sup>(1)</sup>	ACK (4) (5)	LOW DATA BYTE <sup>(1)</sup>			<b>ACK</b> (4) (5)	<b>P</b> (1) (6)
	7 bits	1b	1b	8 bits	1b	8 bits	1b	8 bits	1b	
	MSB LSB	0	0	MSB LSB	0	MSB LSB	0	MSB LSB	0	


- (1) Master to slave
- (2) S = Start condition or repeated start condition
- (3) W = Write bit (logic low)
- (4) Slave to master (shaded gray)
- (5) ACK = Acknowledge (logic low)
- (6) P = Stop condition

# 表 9-8. Read-Word Format

_					ACK (4) (5)		<b>R</b> <sup>(1)</sup> (6)		LOW DATA BYTE <sup>(4)</sup>			NACK (1) (7)	<b>P</b> (1) (8)
	7 bits	1b	1b	8 bits	1b	7 bits	1b	1b	8 bits	1b	8 bits	1b	
	MSB LSB	0	0	MSB LSB	0	MSB LSB	1	0	MSB LSB	0	MSB LSB	1	

- (1) Master to slave
- (2) S = Start condition or repeated start condition
- (3) W = Write bit (logic low)
- (4) Slave to master (shaded gray)
- (5) ACK = Acknowledge (logic low)
- (6) R = Read bit (logic high)
- (7) NACK = Not acknowledge (logic high)
- (8) P = Stop condition

#### 9.5.1.2 Timing Diagrams



A = Start condition

B = MSB of address clocked into target

C = LSB of address clocked into target

D = R/W bit clocked into target

E = Target pulls SDA line low

F = ACKNOWLEDGE bit clocked into host

G = MSB of data clocked into target

H = LSB of data clocked into target

I = Target pulls SDA line low


J = Acknowledge clocked into host

K = Acknowledge clock pulse

L = Stop condition, data executed by target

M = New start condition

図 9-6. SMBus Write Timing



A = Start condition

B = MSB of address clocked into target

C = LSB of address clocked into target

D = R/W bit clocked into target

E = Target pulls SDA line low

F = ACKNOWLEDGE bit clocked into host

G = MSB of data clocked into host

H = LSB of data clocked into host

I = Acknowledge clock pulse

J = Stop condition

K = New start condition

図 9-7. SMBus Read Timing

# 9.6 Register Map

表 9-9. Charger Command Summary

SMBus ADDR	REGISTER NAME	TYPE	DESCRIPTION	LINKS
12h	ChargeOption0()	R/W	Charge Option 0	Go
14h	ChargeCurrent()	R/W	7-bit charge current setting LSB 64 mA, Range 0 mA - 8128 mA	Go
15h	ChargeVoltage()	R/W	12-bit charge voltage setting LSB 8 mV, Default: 1S-4200mV, 2S-8400mV, 3S-12600mV, 4S-16800mV,	Go
20h	ChargerStatus()	R with R/W bits	Charger Status	Go
21h	ProchotStatus()	R with R/W bits	Prochot Status	Go
22h	IIN_DPM()	R	7-bit input current limit in use LSB: 50 mA, Range: 50 mA - 6350 mA	Go
23h	ADCVBUS/PSYS()	R	8-bit digital output of input voltage, VBUS: Full range: 0 V - 24.48 V, LSB 96 mV 8-bit digital output of system power PSYS: Full range: 3.06 V, LSB: 12 mV	Go
24h	ADCIBAT()	R	7-bit digital output of battery charge current, 7-bit digital output of battery discharge current ICHG: Full range 8.128 A, LSB 64 mA IDCHG: Full range: 32.512 A, LSB: 256 mA	Go
25h	ADCIINCMPIN()	R	8-bit digital output of input current, 8-bit digital output of CMPIN voltage POR State - IIN: Full range: 12.75 A, LSB 50 mA CMPIN: Full range 3.06 V, LSB: 12 mV	Go
26h	ADCVSYSVBAT()	R	8-bit digital output of system voltage, 8-bit digital output of battery voltage VSYS: Full range: 2.88 V - 19.2 V, LSB: 64 mV (1S-4S) VBAT: Full range: 2.88 V - 19.2 V, LSB 64 mV (1S-4S)	Go
30h	ChargeOption1()	R/W	Charge Option 1	Go
31h	ChargeOption2()	R/W	Charge Option 2	Go
32h	ChargeOption3()	R/W	Charge Option 3	Go
33h	ProchotOption0()	R/W	PROCHOT Option 0	Go
34h	ProchotOption1()	R/W	PROCHOT Option 1	Go
35h	ADCOption()	R/W	ADC Option	Go
36h	ChargeOption4()	R/W	Charge Option 4	Go
37h	Vmin Active Protection()	R/W	Vmin Active Protection	Go
3Bh	OTGVoltage()	R/W	12-bit OTG voltage setting LSB 8 mV, Range: 3000 mV – 24000 mV	Go
3Ch	OTGCurrent()	R/W	7-bit OTG output current setting LSB 50 mA, Range: 0 A – 6350 mA	Go
3Dh	InputVoltage()	R/W	8-bit input voltage setting LSB 64 mV, Range: 3200 mV – 19520 mV	Go
3Eh	VSYS_MIN()	R/W	8-Bit minimum system voltage setting LSB: 100 mV, Range: 1000 mV - 23000 mV Default: 1S-3.6V, 2S-6.6V, 3S-9.2V, 4S-12.3V,	Go
3Fh	IIN_HOST()	R/W	7-bit Input current limit set by host LSB: 50 mA, Range: 50 mA - 6350 mA	Go
FEh	ManufacturerID()	R	Manufacturer ID - 0x0040H	Go

JAJSM11 - MAY 2021



表 9-9. Charger Command Summary (continued)

SMBus ADDR	REGISTER NAME	TYPE	DESCRIPTION	LINKS
FFh	DeviceID()	R	Device ID	Go



# 9.6.1 ChargeOption0 Register (SMBus address = 12h) [reset = E70Eh]

# 図 9-8. ChargeOption0 Register (SMBus address = 12h) [reset = E70Eh]

15	14	13	12	11	10	9	8
EN_LWPWR	WDTM	R_ADJ	IIN_DPM_AUT O_DISABLE	OTG_ON_CH RGOK	EN_OOA	PWM_FREQ	DIS_STRGRV
R/W	R/	W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
EN_CMP_LAT CH	VSYS_UVP_E NZ	EN_LEARN	IADPT_GAIN	IBAT_GAIN	EN_LDO	EN_IIN_DPM	CHRG_INHIBIT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-10. ChargeOption0 Register (SMBus address = 12h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	EN_LWPWR	R/W	1b	Low Power Mode Enable, under low power mode lowest quiescent current is achieved when only battery exist. It is not recommended to enable low power mode when adapter present.  Ob: Disable Low Power Mode. Device in performance mode with battery only. The PROCHOT, current/power monitor buffer and comparator follow register setting.  1b: Enable Low Power Mode. Device in low power mode with battery only for lowest quiescent current. The REGN is off. The PROCHOT, discharge current monitor buffer, power monitor buffer and independent comparator are disabled. ADC is not available in Low Power Mode. Independent comparator and its low power mode PROCHOT profile can be enabled by setting EN_PROCHOT_LPWR bit to 1b. <default at="" por=""></default>
14-13	WDTMR_ADJ	R/W	11b	WATCHDOG Timer Adjust Set maximum delay between consecutive SMBus write of charge voltage or charge current command.  If device does not receive a write on the REG0x15() or the REG0x14() within the watchdog time period, the charger will be suspended by setting the REG0x14() to 0 mA .  After expiration, the timer will resume upon the write of REG0x14(), REG0x15() or REG0x12[14:13].  00b: Disable Watchdog Timer  01b: Enabled, 5 sec  10b: Enabled, 88 sec  11b: Enable Watchdog Timer, 175 sec < default at POR>
12	IIN_DPM_AUTO_DISAB LE	R/W	0b	IIN_DPM Auto Disable When CELL_BATPRESZ pin is LOW, the charger automatically disables the IIN_DPM function by setting EN_IIN_DPM (REG0x12[1]) to 0. The host can enable IIN_DPM function later by writing EN_IIN_DPM bit (REG0x12[1]) to 1. 0b: Disable this function. IIN_DPM is not disabled when CELL_BATPRESZ goes LOW. <default at="" por=""> 1b: Enable this function. IIN_DPM is disabled when CELL_BATPRESZ goes LOW.</default>
11	OTG_ON_CHRGOK	R/W	Ob	Add OTG to CHRG_OK Drive CHRG_OK to HIGH when the device is in OTG mode.  0b: Disable <default at="" por=""> 1b: Enable</default>

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# 表 9-10. ChargeOption0 Register (SMBus address = 12h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
10	EN_OOA	R/W	1b	Out-of-Audio Enable In both forward mode and OTG mode, switching frequency reduces with diminishing load, under extreme light load condition the switching frequency could be lower than 25kHz which is already in audible frequency range. By configuring EN_OOA=1b, the minimum PFM burst frequency is clamped at around 25kHz to avoid any audible noise.  0b: No limit of PFM burst frequency 1b: Set minimum PFM burst frequency to above 25 kHz to avoid audio noise <default at="" por=""></default>
9	PWM_FREQ	R/W	1b	Switching Frequency Selection: Recommend 1200kHz with 1uH, 800 kHz with 2.2 µH.  0b: 1200kHz 1b: 800kHz <default at="" por=""></default>
8	DIS_STRGRV	R/W	1b	Switching HS MOSFET turn on gate drive strength.  0b: Enable HS MOSFET strong turn on gate drive strength  1b: Disable HS MOSFET strong turn on gate drive strength <default at="" por=""></default>

# 表 9-11. ChargeOption0 Register (SMBus address = 12h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	EN_CMP_LATCH	R/W	ОЬ	The EN_CMP_LATCH bit, will latch the independent comparator output after it is triggered at low state. If enabled in PROCHOT profile REG34H[6]=1, STAT_COMP bit REG0x21[6] keep 1b after triggered until read by host and clear  Ob: Independent comparator output will not latch when it is low <default at="" por="">  1b: Independent comparator output will latch when it is low, host can clear CMPOUT pin by toggling this REG0x12[7] bit.</default>
6	VSYS_UVP_ENZ	R/W	0b	To disable system under voltage protection.  0b: VSYS under voltage protection is enabled <default at="" por="">  1b: VSYS under voltage protection is disabled</default>
5	EN_LEARN	R/W	ОЬ	LEARN mode allows the battery to discharge and converter to shut off while the adapter is present. It calibrates the battery gas gauge over a complete discharge/charge cycle. When the host determines the battery voltage is below battery depletion threshold, the host switch the system back to adapter input by writing this bit back to 0b.  0b: Disable LEARN Mode <default at="" por=""> 1b: Enable LEARN Mode</default>
4	IADPT_GAIN	R/W	0b	IADPT Amplifier Ratio The ratio of voltage on IADPT and voltage across ACP and ACN. 0b: 20× <default at="" por=""> 1b: 40×</default>
3	IBAT_GAIN	R/W	1b	IBAT Amplifier Ratio The ratio of voltage on IBAT and voltage across SRP and SRN 0b: 8× 1b: 16× <default at="" por=""></default>

Product Folder Links: BQ25720

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 表 9-11. ChargeOption0 Register (SMBus address = 12h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
2	EN_LDO	R/W	1b	LDO Mode Enable When battery voltage is below minimum system voltage (REG0x3E()), the charger is in pre-charge with LDO mode enabled. 0b: Disable LDO mode, BATFET fully ON. Precharge current is set by battery pack internal resistor. The system is regulated by the MaxChargeVoltage register. 1b: Enable LDO mode, Precharge current is set by the ChargeCurrent register and clamped below 384 mA (2 cell – 4 cell, 1cell VBAT<3.0V) or 2A (1cell 3.0V <vbat<3.6v). <default="" at="" by="" is="" por="" register.="" regulated="" system="" the="" vsys_min=""></vbat<3.6v).>
1	EN_IIN_DPM	R/W	1b	IIN_DPM Enable Host writes this bit to enable IIN_DPM regulation loop. When the IIN_DPM is disabled by the charger (refer to IIN_DPM_AUTO_DISABLE), this bit goes LOW.  0b: IIN_DPM disabled 1b: IIN_DPM enabled <default at="" por=""></default>
0	CHRG_INHIBIT	R/W	Ob	Charge Inhibit When this bit is 0, battery charging will start with valid values in the ChargeVoltage() register and the ChargeCurrent register.  0b: Enable Charge <default at="" por=""> 1b: Inhibit Charge</default>



#### 9.6.2 ChargeCurrent Register (SMBus address = 14h) [reset = 0000h]

To set the charge current, write a 16-bit ChargeCurrent() command (REG0x14h()) using the data format listed in 図 9-9, 表 9-12, and 表 9-13.

With  $10\text{-m}\Omega$  sense resistor, the charger provides charge current range of 0 A to 8.128 A, with a 64-mA step resolution.

Upon POR, ChargeCurrent() is 0 A. Below scenarios will also reset Charge current to zero:

- CELL\_BATPRESZ going LOW (battery removal).
- STAT\_AC is not valid (adapter removal).
- RESET\_REG is asserted and reset all registers.
- · Charge voltage is written to be 0 V.
- · Watch dog event is triggered.

Charge current is not reset in force converter latch off fault (REG0x20[2]), and ACOC/TSHUT/SYSOVP/ACOV/VSYS UVP/BATOVP/BATOC faults.

The SRP and SRN pins are used to sense voltage drop across RSR with default value of 10 m $\Omega$ . However, the host can always set current sensing to 5 m $\Omega$  referring to 250 9.3.6. For a smaller sense resistor, a smaller sense voltage is given, and a lower regulation accuracy; but at the benefit of lower conduction loss.

図 9-9. ChargeCurrent Register With 10-mΩ Sense Resistor (SMBus address = 14h) [reset = 0000h]

				•			
15	14	13	12	11	10	9	8
	Reserved		Charge Current, bit 6	Charge Current, bit 5	Charge Current, bit 4	Charge Current, bit 3	Charge Current, bit 2
	R/W		R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
Charge Current, bit 1	Charge Current, bit 0	Reserved			Reserved		
R/W	R/W	R/W			R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-12. Charge Current Register With 10-mΩ Sense Resistor (SMBus address = 14h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15-13	Reserved	R/W	000b	Not used. 1 = invalid write.
12	Charge Current, bit 6	R/W	0b	0 = Adds 0 mA of charger current. 1 = Adds 4096 mA of charger current.
11	Charge Current, bit 5	R/W	0b	0 = Adds 0 mA of charger current. 1 = Adds 2048 mA of charger current.
10	Charge Current, bit 4	R/W	0b	0 = Adds 0 mA of charger current. 1 = Adds 1024 mA of charger current.
9	Charge Current, bit 3	R/W	0b	0 = Adds 0 mA of charger current. 1 = Adds 512 mA of charger current.
8	Charge Current, bit 2	R/W	0b	0 = Adds 0 mA of charger current. 1 = Adds 256 mA of charger current.

#### 表 9-13. Charge Current Register With 10-mΩ Sense Resistor (SMBus address = 14h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	Charge Current, bit 1	R/W	0b	0 = Adds 0 mA of charger current. 1 = Adds 128 mA of charger current.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

表 9-13. Charge Current Register With 10-mΩ Sense Resistor (SMBus address = 14h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
6	Charge Current, bit 0	R/W		0 = Adds 0 mA of charger current. 1 = Adds 64 mA of charger current.
5-0	Reserved	R/W	000000b	Not used. Value Ignored.

#### 9.6.2.1 Battery Pre-Charge Current Clamp

During pre-charge, BATFET works in linear mode (LDO mode) (default EN\_LDO= 1b). For 2-4 cell battery, the system is regulated at VSYS\_MIN register and the pre-charge current is clamped at 384 mA. For 1 cell battery, the pre-charge to fast charge threshold is 3 V, and the pre-charge current is clamped at 384 mA. However, the BATFET stays in LDO mode operation untill battery voltage is above minimum system voltage (~3.6 V). During battery voltage from 3 V to 3.6 V, the fast charge current is clamped at 2 A.

English Data Sheet: SLUSDU3



# 9.6.3 ChargeVoltage Register (SMBus address = 15h) [reset value based on CELL\_BATPRESZ pin setting]

To set the output charge voltage, write a 16-bit ChargeVoltage register command (REG0x15()) using the data format listed in 図 9-10, 表 9-14, and 表 9-15. The charger provides charge voltage range from 1.024 V to 19.200 V, with 8-mV step resolution. Any write below 1.024 V or above19.200 V is ignored

Upon POR, REG0x15() is by default set as 4200 mV for 1 s, 8400 mV for 2 s, 12600 mV for 3 s or 16800 mV for 4 s. After CHRG\_OK goes high, the charge will start when the host writes the charging current to REG0x14(), the default charging voltage is used if REG0x15() is not programmed. If the battery is different from 4.2 V/cell, the host has to write to REG0x15() before REG0x14() for correct battery voltage setting. Writing REG0x15() to 0 should keep REG0x15() value unchanged, and force REG0x14() to zero to disable charge.

The SRN pin senses the battery voltage for voltage regulation and should be connected as close to the battery as possible.

図 9-10. ChargeVoltage Register (SMBus address = 15h) [reset value based on CELL\_BATPRESZ pin setting]

15	14	13	12	11	10	9	8
Reserved	Charge Voltage, bit 11	Charge Voltage, bit 10	Charge Voltage, bit 9	Charge Voltage, bit 8	Charge Voltage, bit 7	Charge Voltage, bit 6	Charge Voltage, bit 5
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
Charge Voltage, bit 4	Charge Voltage, bit 3	Charge Voltage, bit 2	Charge Voltage, Charge Voltage, Reserved		Reserved		
R/W	R/W	R/W	R/W	R/W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-14. ChargeVoltage Register (SMBus address = 15h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Reserved	R/W	0b	Not used. 1 = invalid write.
14	Charge Voltage, bit 11	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 16384 mV of charger voltage.
13	Charge Voltage, bit 10	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 8192 mV of charger voltage
12	Charge Voltage, bit 9	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 4096 mV of charger voltage.
11	Charge Voltage, bit 8	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 2048 mV of charger voltage.
10	Charge Voltage, bit 7	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 1024 mV of charger voltage.
9	Charge Voltage, bit 6	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 512 mV of charger voltage.
8	Charge Voltage, bit 5	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 256 mV of charger voltage.

表 9-15. ChargeVoltage Register (SMBus address = 15h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	Charge Voltage, bit 4	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 128 mV of charger voltage.

Product Folder Links: BQ25720

Submit Document Feedback



# 表 9-15. ChargeVoltage Register (SMBus address = 15h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
6	Charge Voltage, bit 3	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 64 mV of charger voltage.
5	Charge Voltage, bit 2	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 32 mV of charger voltage.
4	Charge Voltage, bit 1	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 16 mV of charger voltage.
3	Charge Voltage, bit 0	R/W	0b	0 = Adds 0 mV of charger voltage. 1 = Adds 8 mV of charger voltage.
2-0	Reserved	R/W	000b	Not used. Value Ignored.



# 9.6.4 ChargerStatus Register (SMBus address = 20h) [reset = 0000h]

# 図 9-11. ChargerStatus Register (SMBus address = 20h) [reset = 0000h]

15	14	13	12	11	10	9	8
STAT_AC	ICO_DONE	IN_VAP	IN_VINDPM	IN_IIN_DPM	IN_FCHRG	IN_PCHRG	IN_OTG
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
Fault ACOV	Fault BATOC	Fault ACOC	FAULT SYSOVP	Fault VSYS _UVP	Fault Force_Converte r_Off	Fault_OTG _OVP	Fault_OTG _UVP
R	R	R	R/W	R/W	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 9-16. ChargerStatus Register (SMBus address = 20h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	STAT_AC	R	0b	Input source status. STAT_AC is valid as long as VBUS go within 3.5V ~26V range. It is different from CHRG_OK bit, When CHRG_OK is valid, STAT_AC must be valid, but if STAT_AC is valid, it is not necessary CHRG_OK is valid. There are Force converter off, ACOC, TSHUT, SYSOVP, VSYS_UVP, BATOVP can pull low CHRG_OK.  0b: Input not present 1b: Input is present
14	ICO_DONE	R	Ob	After the ICO routine is successfully executed, the bit goes 1. 0b: ICO is not complete 1b: ICO is complete
13	IN_VAP	R	Ob	0b: Charger is not operated in VAP mode 1b: Charger is operated in VAP mode Digital status bit indicates VAP has enabled(1) or disabled(0). The enable of VAP mode only follows the host command, which is not blocked by any status of /PROCHOT. The exit of VAP mode also follows the host command, except that any faults will exit VAP mode automatically. STAT_EXIT_VAP (REG0x21[8]) becomes 1 which will pull low /PROCHOT until host clear. The host can enable VAP by setting OTG/VAP/FRS pin high and 0x32[5]=0, disable VAP by setting either OTG/VAP/FRS pin low or 0x32[5]=1. Any faults in VAP When IN_VAP bit goes 0->1, charger should disable VINDPM, IIN_DPM, ICRIT, ILIM pin, disable PP_ACOK if it is enabled, enable PP_VSYS if it is disabled. When IN_VAP bit goes 1->0, charger should enable VINDPM, IIN_DPM, ICRIT, ILIM pin function.
12	IN_VINDPM	R	0b	0b: Charger is not in VINDPM during forward mode, or voltage regulation during OTG mode 1b: Charger is in VINDPM during forward mode, or voltage regulation during OTG mode
11	IN_IIN_DPM	R	0b	0b: Charger is not in IIN_DPM during forward mode. 1b: Charger is not in IIN_DPM during forward mode.
10	IN_FCHRG	R	0b	0b: Charger is not in fast charge 1b: Charger is in fast charger

Product Folder Links: BQ25720

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 表 9-16. ChargerStatus Register (SMBus address = 20h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
9	IN_PCHRG	R	0b	0b: Charger is not in pre-charge 1b: Charger is in pre-charge
8	IN_OTG	R	0b	0b: Charger is not in OTG 1b: Charge is in OTG

#### 表 9-17. ChargerStatus Register (SMBus address = 20h) Field Descriptions

SMBus			,	Bus address = 20h) Field Descriptions
BIT	FIELD	TYPE	RESET	DESCRIPTION
7	Fault ACOV	R	0b	The status are latched if triggered until a read from host.  0b: No fault  1b: ACOV
6	Fault BATOC	R	Ob	The status is latched if triggered until a read from host. Fault indicator for BATOC only during normal operation. However in PTM mode when EN_BATOC=1b, this status bit is fault indicator for both BATOVP and BATOC; when EN_BATOC=0b, this status bit is not effective.  0b: No fault 1b: BATOC is triggered
5	Fault ACOC	R	0b	The status is latched if triggered until a read from host.  0b: No fault  1b: ACOC
4	Fault SYSOVP	R/W	ОЬ	SYSOVP Status and Clear. SYSOVP fault is latched until a clear from host by writing this bit to 0.  When the SYSOVP occurs, this bit is HIGH. During the SYSOVP, the converter is disabled.  After the SYSOVP is removed, the user must write a 0 to this bit or unplug the adapter to clear the SYSOVP condition to enable the converter again.  0b: Not in SYSOVP <default at="" por=""> 1b: In SYSOVP. When SYSOVP is removed, write 0 to clear the SYSOVP latch.</default>
3	Fault VSYS_UVP	R/W	0b	VSYS_UVP fault status and clear. VSYS_UVP fault is latched until a clear from host by writing this bit to 0.  0b: No fault <default at="" por="">  1b: When system voltage is lower than VSYS_UVP, then 7 times restart tries are failed.</default>
2	Fault Force_Converter_Off	R	0b	The status is latched if triggered until a read from host.  0b: No fault  1b: Force converter off triggered (when FORCE_CONV_OFF (REG0x30[3]=1b)
1	Fault_OTG_OVP	R	0b	The status is latched if triggered until a read from host.  0b: No fault  1b: OTG OVP fault is triggered
0	Fault_OTG_UVP	R	Ob	The status is latched if triggered until a read from host.  0b: No fault  1b: OTG UVP fault is triggered



#### 9.6.5 ProchotStatus Register (SMBus address = 21h) [reset = B800h]

All the status bits in REG0x21[15,10,6:0] will be cleared after host read.

### 図 9-12. ProchotStatus Register (SMBus address = 21h) [reset = B800h]

			•		, <b>-</b>	-	
15	14	13	12	11	10	9	8
Reserved	EN_PROCHOT _EXT	PROCHOT_WIDTH		PROCHOT_CL EAR	TSHUT	STAT_VAP_FAI L	STAT_EXIT_VA P
R	R/W	R/W		R/W	R	R/W	R/W
7	6	5	4	3	2	1	0
STAT_VINDPM	STAT_COMP	STAT_ICRIT	STAT_INOM	STAT_IDCHG1	STAT_VSYS	STAT_BAT_Re moval	STAT_ADPT_R emoval
R/W	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-18. ProchotStatus Register (SMBus address = 21h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Reserved	R	1b	Reserved
14	EN_PROCHOT_EXT	R/W	Ob	PROCHOT Pulse Extension Enable. When pulse extension is enabled, keep the PROCHOT pin voltage LOW until host writes REG0x21[11] = 0.  0b: Disable pulse extension <default at="" por=""> 1b: Enable pulse extension</default>
13-12	PROCHOT_WIDTH	R/W	11b	PROCHOT Pulse Width Minimum PROCHOT pulse width when REG0x21[14] = 0 00b: 100 us 01b: 1 ms 10b: 5 ms 11b: 10 ms <default at="" por=""></default>
11	PROCHOT_CLEAR	R/W	1b	PROCHOT Pulse Clear. Clear PROCHOT pulse when 0x21[14] = 1. 0b: Clear PROCHOT pulse and drive PROCHOT pin HIGH 1b: Idle <default at="" por=""></default>
10	TSHUT	R	0b	TSHUT trigger: 0b: TSHUT is not triggered 1b: TSHUT is triggered
9	STAT_VAP_FAIL	R/W	Ob	This status bit reports a failure to load VBUS 7 consecutive times in VAP mode, which indicates the battery voltage might be not high enough to enter VAP mode, or the VAP loading current settings are too high.  Ob: Not is VAP failure <default at="" por="">  1b: In VAP failure, the charger exits VAP mode, and latches off until the host writes this bit to 0.</default>
8	STAT_EXIT_VAP	R/W	0b	When the charger is operated in VAP mode, it can exit VAP by either being disabled through host, or there are ACOV/ACOC/SYSOVP/BATOVP/VSYS_UVP faults.  0b: PROCHOT_EXIT_VAP is not active <default at="" por=""> 1b: PROCHOT_EXIT_VAP is active, PROCHOT pin is low until host writes this status bit to 0.</default>



# 表 9-19. ProchotStatus Register (SMBus address = 21h) Field Descriptions

0110	23-13. Flocilototatus Register (ombus address – 2111) Fleid Descriptions					
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION		
7	STAT_VINDPM	R/W	0b	PROCHOT Profile VINDPM status bit  0b: Not triggered  1b: Triggered,PROCHOT pin is low until host writes this status bit to 0 when PP_VINDPM = 1b		
6	STAT_COMP	R	0b	PROCHOT Profile CMPOUT status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		
5	STAT_ICRIT	R	0b	PROCHOT Profile ICRIT status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		
4	STAT_INOM	R	0b	PROCHOT Profile INOM status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		
3	STAT_IDCHG1	R	0b	PROCHOT Profile IDCHG1 status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		
2	STAT_VSYS	R	0b	PROCHOT Profile VSYS status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		
1	STAT_Battery_Removal	R	0b	PROCHOT Profile Battery Removal status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		
0	STAT_Adapter_Removal	R	0b	PROCHOT Profile Adapter Removal status bit. The status is latched until a read from host.  0b: Not triggered  1b: Triggered		



### 9.6.6 IIN\_DPM Register With 10-m $\Omega$ Sense Resistor (SMBus address = 22h) [reset = 4100h]

IIN\_DPM register reflects the actual input current limit programmed in the register, either from IIN\_HOST register or from ICO.

After ICO, the current limit used by DPM regulation may differ from the IIN\_HOST register settings. The actual DPM limit is reported in IIN\_DPM register.

To read the nominal or typical input current limit:

- When using a 10-mΩ sense resistor(RSNS\_RAC=0b). There is 50mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes.
- When using a 5-mΩ sense resistor(RSNS\_RAC=1b). There is 100mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes.

To read the maximum input current limit, need to add 100mA/200mA offset based on above nominal input current limit reading approach:

- When using a 10-mΩ sense resistor(RSNS\_RAC=0b). There is 150mA offset at code 0 and this 150mA offset is only applied to code 0, 100mA offset should be added for all other non-zero codes.
- When using a 5-mΩ sense resistor(RSNS\_RAC=1b). There is 300mA offset at code 0 and this 300mA offset is only applied to code 0, 200mA offset should be added for all other non-zero codes

図 9-13. IIN\_DPM Register With 10-m $\Omega$  Sense Resistor (SMBus address = 22h) [reset = 4100h]

						, <b>-</b>	
15	14	14 13 12		11	10	9	8
Reserved	Input Current in DPM, bit 6	Input Current in DPM, bit 5	Input Current in DPM, bit 4	Input Current in DPM, bit 3	Input Current in DPM, bit 2	Input Current in DPM, bit 1	Input Current in DPM, bit 0
R R R			R	R	R	R	
7	6	5	4	3	2	1	0
Reserved							
	R						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-20. IIN DPM Register With 10-mΩ Sense Resistor (SMBus address = 22h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Reserved	R	0b	Not used. 1 = invalid write.
14	Input Current in DPM, bit 6	R	0b	0 = Adds 0 mA of input current. 1 = Adds 3200 mA of input current.
13	Input Current in DPM, bit 5	R	0b	0 = Adds 0 mA of input current. 1 = Adds 1600 mA of input current.
12	Input Current in DPM, bit 4	R	0b	0 = Adds 0 mA of input current. 1 = Adds 800mA of input current
11	Input Current in DPM, bit 3	R	0b	0 = Adds 0 mA of input current. 1 = Adds 400 mA of input current.
10	Input Current in DPM, bit 2	R	0b	0 = Adds 0 mA of input current. 1 = Adds 200 mA of input current.
9	Input Current in DPM, bit 1	R	0b	0 = Adds 0 mA of input current. 1 = Adds 100 mA of input current.
8	Input Current in DPM, bit 0	R	0b	0 = Adds 0 mA of input current. 1 = Adds 50 mA of input current.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25720



**INSTRUMENTS** 

表 9-21. IIN_DPM Register With 10-mΩ Sense Resistor (SMBus address = 22h) Field Descripti	表 9-21. IIN_DPM Register With	10-mΩ Sense Resistor (	(SMBus address = 22h	) Field Description
--	-------------------------------	------------------------	----------------------	---------------------

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7-0	Reserved	R	00000000ь	Not used. Value Ignored.



#### 9.6.7 ADCVBUS/PSYS Register (SMBus address = 23h)

VBUS: Full range: 0 mV to 24480 mV, LSB: 96 mV

PSYS: Full range: 3.06 V, LSB: 12 mV(ADC\_FULLSCALE=1b)

PSYS: Full range: 2.04 V, LSB: 8 mV(ADC\_FULLSCALE=0b)

#### 図 9-14. ADCVBUS/PSYS Register (SMBus address = 23h)

15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### 表 9-22. ADCVBUS/PSYS Register (SMBus address = 23h) Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-8		R		8-bit Digital Output of Input Voltage
7-0		R		8-bit Digital Output of System Power

Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback

#### 9.6.8 ADCIBAT Register (SMBus address = 24h)

- ICHG: Full range when using a 10-mΩ sense resistor(RSNS\_RSR=0b):8.128 A, LSB: 64 mA.
- ICHG: Full range when using a 5-mΩ sense resistor(RSNS\_RSR=1b):16.256A,LSB: 128mA.
- IDCHG: Full range when using a 10-mΩ sense resistor(RSNS RSR=0b):32.512 A, LSB: 256 mA. Note when discharge current is higher than 32.512A, the ADC will report 32.512A
- IDCHG: Full range when using a 5-mΩ sense resistor(RSNS RSR=1b):65.024A,LSB: 512mA. Note when discharge current is higher than 65.024A, the ADC will report 65.024A

#### 図 9-15. ADCIBAT Register (SMBus address = 24h)

				(	,		
15	14	13	12	11	10	9	8
Reserved	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
Reserved	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-23. ADCIBAT Register (SMBus address = 24h) Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Reserved	R		Not used. Value ignored.
14-8		R		7-bit Digital Output of Battery Charge Current
7	Reserved	R		Not used. Value ignored.
6-0		R		7-bit Digital Output of Battery Discharge Current



#### 9.6.9 ADCIINCMPIN Register (SMBus address = 25h)

- IIN Full range: When using a 10-m $\Omega$  sense resistor(RSNS\_RAC=0b): 12.75 A, LSB: 50 mA.
- IIN Full range: When using a 5-mΩ sense resistor(RSNS\_RAC=1b): 25.5A, LSB:100mA.
- CMPIN Full range: 3.06 V, LSB: 12 mV (ADC\_FULLSCALE=1b)
- CMPIN Full range: 2.04 V, LSB: 8 mV (ADC\_FULLSCALE=0b)

#### 図 9-16. ADCIINCMPIN Register (SMBus address = 25h)

	-	-	•	•		,	
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 9-24. ADCIINCMPIN Register (SMBus address = 25h)Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-8		R		8-bit Digital Output of Input Current
7-0		R		8-bit Digital Output of CMPIN voltage

Copyright © 2023 Texas Instruments Incorporated



#### 9.6.10 ADCVSYSVBAT Register (SMBus address = 26h)

- VSYS: Full range: 2.88 V to 19.2 V, LSB: 64 mV (1S-4S)
- VBAT: Full range: 2.88 V to 19.2 V, LSB: 64 mV (1S-4S)

#### 図 9-17. ADCVSYSVBAT Register (SMBus address = 26h)

	-			, \		,	
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-25. ADCVSYSVBAT Register (SMBus address = 26h) Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-8		R		8-bit Digital Output of System Voltage
7-0		R		8-bit Digital Output of Battery Voltage



# 9.6.11 ChargeOption1 Register (SMBus address = 30h) [reset = 3300h]

# 図 9-18. ChargeOption1 Register (SMBus address = 30h) [reset = 3300h]

		g p	- 3 (		, , , , , , , , , , , , , , , , , , , ,		
15	14	13	12	11	10	9	8
EN_IBAT	EN_PROCHOT _LPWR	PSYS_CONFIG		RSNS_RAC	RSNS_RSR	PSYS_RATIO	EN_FAST_5MO HM
R/W	R/W	R/W		R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
CMP_REF	CMP_POL	CMP_DEG		FORCE_CON V_OFF	EN_PTM	EN_SHIP_DCH G	AUTO_WAKEU P_EN
R/W	R/W	R/W		R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 9-26. ChargeOption1 Register (SMBus address = 30h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	EN_IBAT	R/W	Ob	IBAT Enable Enable the IBAT output buffer. In low power mode (REG0x12[15] = 1), IBAT buffer is always disabled regardless of this bit value.  0b Turn off IBAT buffer to minimize Iq <default at="" por=""> 1b: Turn on IBAT buffer</default>
14	EN_PROCHOT_LPWR	R/W	Ob	Enable PROCHOT during battery only low power mode With battery only, enable VSYS in PROCHOT with low power consumption. Do not enable this function with adapter present. Refer to セクション 9.3.21.1 for more details.  Ob: Disable Independent Comparator low power PROCHOT <default at="" por=""> 1b: Enable Independent Comparator low power PROCHOT</default>
13-12	PSYS_CONFIG	R/W	11b	PSYS Enable and Definition Register Enable PSYS sensing circuit and output buffer (whole PSYS circuit). In low power mode (REG0x12[15] = 1), PSYS sensing and buffer are always disabled regardless of this bit value.  00b: PSYS=PBUS+PBAT  01b: PSYS=PBUS  10b: Reserved  11b: Turn off PSYS buffer to minimize Iq <default at="" por=""></default>
11	RSNS_RAC	R/W	0b	Input sense resistor R <sub>AC</sub> 0b: 10 m $\Omega$ <default at="" por=""> 1b: 5 m<math>\Omega</math></default>
10	RSNS_RSR	R/W	0b	Charge sense resistor $R_{SR}$ 0b: 10 m $\Omega$ <default at="" por=""> 1b: 5 m<math display="inline">\Omega</math></default>
9	PSYS_RATIO	R/W	1b	PSYS Gain Ratio of PSYS output current vs total system power 0b: 0.25 μA/W 1b: 1 μA/W <default at="" por=""></default>

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



# 表 9-26. ChargeOption1 Register (SMBus address = 30h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
8	EN_FAST_5MOHM	R/W	1b	Enable fast compensation to increase bandwidth under $5m\Omega$ RAC (RSNS_RAC=1b) for input current up to 6.4A application (The fast compensation will only work when IADPT pin is configured less than $160k\Omega$ ) 0b: Turn off bandwidth promotion under RSNS_RAC=1b (Note when this bit configured as 0b, IIN_HOST DAC can be extended up to 10A, writing IIN_HOST value higher than 10A will be neglected, the ICHG regulation loop will be slower to guarantee stability under $6.4A\sim10A$ input current range) 1b: Turn on bandwidth promotion under RSNS_RAC=1b <default at="" por=""> (Note when this bit configured as 1b, IIN_HOST DAC is clamped at <math>6.4A</math>, writing IIN_HOST value higher than <math>6.4A</math> will be neglected, the ICHG regulation loop will be faster within <math>6.4A</math> input current range)</default>

# 表 9-27. ChargeOption1 Register (SMBus address = 30h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	CMP_REF	R/W	0b	Independent Comparator internal Reference  0b: 2.3 V <default at="" por="">  1b: 1.2 V</default>
6	CMP_POL	R/W	Ob	Independent Comparator output Polarity  0b: When CMPIN is above internal threshold, CMPOUT is LOW (internal hysteresis) <default at="" por="">  1b: When CMPIN is below internal threshold, CMPOUT is LOW (external hysteresis)</default>
5-4	CMP_DEG	R/W	00b	Independent comparator deglitch time, only applied to the falling edge of CMPOUT (HIGH $\rightarrow$ LOW). 00b: Independent comparator is enabled with output deglitch time 5 $\mu$ s <default at="" por=""> 01b: Independent comparator is enabled with output deglitch time of 2 ms 10b: Independent comparator is enabled with output deglitch time of 20 ms 11b: Independent comparator is enabled with output deglitch time of 5 sec</default>
3	FORCE_CONV_OFF	R/W	Ob	Force Converter Off function When independent comparator triggers, (CMPOUT pin pulled down) charger latches off into HIZ mode, at the same time, CHRG_OK signal goes LOW to notify the system. Charge current is also set to zero internally, but charge current register setting keeps the same. To get out of HIZ, firstly the CMPOUT should be released to high and secondly FORCE_CONV_OFF bit should be cleared(=0b). 0b: Disable this function <default at="" por=""> 1b: Enable this function</default>
2	EN_PTM	R/W	Ob	PTM enable register bit, it will automatically reset to zero 0b: disable PTM. <default at="" por=""> 1b: enable PTM.</default>

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# 表 9-27. ChargeOption1 Register (SMBus address = 30h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
1	EN_SHIP_DCHG	R/W	Ob	Discharge SRN for Shipping Mode. Used to discharge VBAT pin capacitor voltage which is necessary for battery gauge device shipping mode.  When this bit is 1, discharge SRN pin down in 140 ms with around 10mA current flowing through both SRN and SRP pin, totally 20mA. When 140 ms is over, this bit is reset to 0 automatically. If this bit is written to 0b by host before 140ms expires, VSYS should stop discharging immediately. After SRN is discharged to 0V the discharge current will shut off automatically in order to get rid of any negative voltage on SRN pin. Note if after 140ms SRN voltage is still not low enough for battery gauge device entering ship mode, the host may need to write this bit to 1b again to start a new 140ms discharge cycle.  0b: Disable shipping mode
0	AUTO_WAKEUP_EN	R/W	0b	Auto Wakeup Enable When this bit is HIGH, if the battery is below VSYS_MIN, the device should automatically enable 128 mA charging current for 30 mins. When the battery is charged up above minimum system voltage, charge will terminate and the bit is reset to LOW. The charger will also exit auto wake up if host write a new charge current value to charge current register Reg0x14(). 0b: Disable <default at="" por=""> 1b: Enable</default>

# 9.6.12 ChargeOption2 Register (SMBus address = 31h) [reset = 00B7]

# 図 9-19. ChargeOption2 Register (SMBus address = 31h) [reset = 00B7]

		. 3 - 1			· · · · · · · · · · · · · · · · · · ·		
15	14	13	12	11	10	9	8
PKPWR_T	OVLD_DEG	EN_PKPWR_II N_DPM	EN_PKPWR_V SYS	PKPWR_OVLD _STAT	PKPWR_RELA X_STAT	PKPWR_	TMAX[1:0]
R	/W	R/W	R/W	R/W	R/W	R/	W
7	6	5	4	3	2	1	0
EN_EXTILIM	EN_ICHG_IDC HG	Q2_OCP	ACX_OCP	EN_ACOC	ACOC_VTH	EN_BATOC	BATOC_VTH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-28. ChargeOption2 Register (SMBus address = 31h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	PKPWR_TOVLD_DEG	R/W	00b	Input Overload time in Peak Power Mode 00b: 1 ms <default at="" por=""> 01b: 2 ms 10b: 5 ms 11b: 10 ms</default>
13	EN_PKPWR_IIN_DPM	R/W	Ob	Enable Peak Power Mode triggered by input current overshoot  If REG0x31[13:12] are 00b, peak power mode is disabled. Upon adapter removal, the bits are reset to 00b.  0b: Disable peak power mode triggered by input current overshoot <default at="" por="">  1b: Enable peak power mode triggered by input current overshoot.</default>
12	EN_PKPWR_VSYS	R/W	0b	Enable Peak Power Mode triggered by system voltage under-shoot  If REG0x31[13:12] are 00b, peak power mode is disabled. Upon adapter removal, the bits are reset to 00b.  0b: Disable peak power mode triggered by system voltage under-shoot <default at="" por="">  1b: Enable peak power mode triggered by system voltage under-shoot.</default>
11	STAT_PKPWR_OVLD	R/W	Ob	Indicator that the device is in overloading cycle. Write 0 to get out of overloading cycle.  Ob: Not in peak power mode. <default at="" por="">  1b: In peak power mode.</default>
10	STAT_PKPWR_RELAX	R/W	Ob	Indicator that the device is in relaxation cycle. Write 0 to get out of relaxation cycle.  0b: Not in relaxation cycle. <default at="" por=""> 1b: In relaxation mode.</default>
9-8	PKPWR_TMAX[1:0]	R/W	00b	Peak power mode overload and relax cycle time.  00b: 20 ms <default at="" por="">  01b: 40 ms  10b: 80 ms  11b: 1 sec</default>



# 表 9-29. ChargeOption2 Register (SMBus address = 31h) Field Descriptions

	24 0 = 01 - 110 1 30 0	P	9.000 (0	in Dus dual ess of it, i feld Descriptions
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	EN_EXTILIM	R/W	1b	Enable ILIM_HIZ pin to set input current limit  0b: Input current limit is set by IIN_DPM register  1b: Input current limit is set by the lower value of ILIM_HIZ pin and IIN_DPM register <default at="" por=""></default>
6	EN_ICHG_IDCHG	R/W	0b	0b: IBAT pin as discharge current. <default at="" por=""> 1b: IBAT pin as charge current.</default>
5	Q2_OCP	R/W	1b	Q2 OCP threshold by sensing Q2 VDS 0b: 210 mV 1b: 150 mV <default at="" por=""></default>
4	ACX_OCP	R/W	1b	Fixed Input current OCP threshold by sensing ACP-ACN, converter is disabled immediately when triggered non latch protection resume switching automatically after ACX comparator release.  0b: 280 mV(RSNS_RAC=0b)/200mV(RSNS_RAC=1b)  1b: 150 mV(RSNS_RAC=0b)/100mV(RSNS_RAC=1b) < default at POR>
3	EN_ACOC	R/W	0b	ACOC Enable Configurable Input overcurrent (ACOC) protection by sensing the voltage across ACP and ACN. Upon ACOC (after 250-µs blank-out time), converter is disabled. Non latch fault, after 250ms falling edge de- glitch time converter starts switching automatically. 0b: Disable ACOC <default at="" por=""> 1b: ACOC threshold 133% or 200% ILIM2</default>
2	ACOC_VTH	R/W	1b	ACOC Limit  Set MOSFET OCP threshold as percentage of IIN_DPM with current sensed from R <sub>AC</sub> .  0b: 133% of ILIM2  1b: 200% of ILIM2 <default at="" por=""></default>
1	EN_BATOC	R/W	1b	BATOC Battery discharge overcurrent (BATOC) protection by sensing the voltage across SRN and SRP. Upon BATOC, converter is disabled.  0b: Disable BATOC 1b: Enable BATOC threshold 133% or 200% PROCHOT IDCHG_TH2 <default at="" por=""></default>
0	BATOC_VTH	R/W	1b	Set battery discharge overcurrent threshold as percentage of PROCHOT battery discharge current limit. Note when SRN and SRP common voltage is low for 1S application, the BATOC threshold could be derating.  0b: 133% of PROCHOT IDCHG_TH2  1b: 200% of PROCHOT IDCHG_TH2



# 9.6.13 ChargeOption3 Register (SMBus address = 32h) [reset = 0434h]

# 図 9-20. ChargeOption3 Register (SMBus address = 32h) [reset = 0434h]

15	14	13	12	11	10	9	8
EN_HIZ	RESET_REG	RESET_VINDP M	EN_OTG	EN_ICO_MOD E	EN_PORT_CT RL	EN_VSYS_MIN _SOFT_SR	EN_OTG_BIGC AP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
BATFET_ENZ	EN_VBUS_VAP	OTG_VAP_MO DE	IL_AVG		CMP_EN	BATFETOFF_H IZ	PSYS_OTG_ID CHG
R/W	R/W	R/W	R	/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-30. ChargeOption3 Register (SMBus address = 32h) Field Descriptions

表 9-30. ChargeOption3 Register (SMBus address = 32n) Field Descriptions					
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION	
15	EN_HIZ	R/W	Ob	Device HIZ Mode Enable  When the charger is in HIZ mode, the device draws minimal quiescent current. With VBUS above UVLO. REGN LDO stays on, and system powers from battery.  Ob: Device not in HIZ mode <default at="" por="">  1b: Device in HIZ mode</default>	
14	RESET_REG	R/W	Ob	Reset Registers All the registers are reset to POR default setting except the VINDPM register. 0b: Idle <default at="" por=""> 1b: Reset all the registers to default values. After reset, this bit goes back to 0.</default>	
13	RESET_VINDPM	R/W	Ob	Reset VINDPM Threshold 0b: Idle 1b: Converter is disabled to measure VINDPM threshold. After VINDPM measurement is done, this bit goes back to 0 and converter starts. (When battery voltage is lower than VSYS_MIN this function is not recommended due to potential risk to crash system during VINDPM measurement.)	
12	EN_OTG	R/W	Ob	OTG Mode Enable Enable device in OTG mode when OTG/VAP/FRS pin is HIGH. 0b: Disable OTG <default at="" por=""> 1b: Enable OTG mode to supply VBUS from battery.</default>	
11	EN_ICO_MODE	R/W	Ob	Enable ICO Algorithm  0b: Disable ICO algorithm. <default at="" por="">  1b: Enable ICO algorithm.</default>	
10	EN_PORT_CTRL	R/W	1b	Enable BATFET control  0b: Disable BATFET control pin by HIZ BATDRV pin  1b: Enable BATFET control pin by activate BATDRV pin	
9	EN_VSYS_MIN_SOFT_SR	R/W	Ob	Enable VSYS_MIN soft slew rate transition  0b: Disable VSYS_MIN soft slew rate transition <default at="" por="">  1b:Enable VSYS_MIN soft slew rate transition (1LSB/8us=12.5mV/us)</default>	

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# 表 9-30. ChargeOption3 Register (SMBus address = 32h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
8	EN_OTG_BIGCAP	R/W	Ob	Enable OTG compensation for VBUS effective capacitance larger than 33uF  0b: Disable OTG large VBUS capacitance compensation(Recommended for VBUS effective capacitance smaller than 33uF) <default at="" por="">  1b: Enable OTG large VBUS capacitance compensation(Recommended for VBUS effective capacitance larger than 33uF)</default>

# 表 9-31. ChargeOption3 Register (SMBus address = 32h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	BATFET_ENZ	R/W	0b	Turn off BATFET under battery only mode. If charger is not in battery only mode this bit is not allowed to be written to 1. Under battery only OTG mode, this bit is forced to be 0b.  0b: Not force turn off BATFET <default at="" por=""> 1b: Force turn off BATFET</default>
6	EN_VBUS_VAP	R/W	0b	Enable the VBUS VAP for VAP operation mode 2&3 0b: Disabled <default at="" por=""> 1b: Enabled</default>
5	OTG_VAP_MODE	R/W	1b	The selection of the external OTG/VAP/FRS pin control. Don't recommend to change pin control after OTG/VAP/FRS pin is pulled high.  0b: the external OTG/VAP/FRS pin controls the EN/DIS VAP mode  1b: the external OTG/VAP/FRS pin controls the EN/DIS OTG mode <default at="" por=""></default>
4-3	IL_AVG	R/W	10b	Converter inductor average current clamp. It is recommended to choose the smallest option which is higher than maximum possible converter average inductor current.  00b: 6A  01b: 10A  10b: 15A < default at POR>  11b: Disabled
2	CMP_EN	R/W	1b	Enable Independent Comparator with effective low.  0b: Disabled  1b: Enabled <default at="" por=""></default>
1	BATFETOFF_HIZ	R/W	0b	Control BATFET on/off during charger HIZ mode.  0b: BATFET on during charger HIZ mode <default at="" por="">  1b: BATFET off during charger HIZ mode</default>
0	PSYS_OTG_IDCHG	R/W	Ob	PSYS function during OTG mode. 0b: PSYS as battery discharge power minus OTG output power <default at="" por=""> 1b: PSYS as battery discharge power only</default>

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *BQ25720* 

# 9.6.14 ProchotOption0 Register (SMBus address = 33h) [reset = 4A81h(2S~) 4A09(1S)]

To set VSYS\_TH1 threshold to trigger discharging VBUS in VAP mode, write a 6-bit Vmin Active Protection register command (REG0x33<7:2>()) using the data format listed in 図 9-21, 表 9-32, and 表 9-33. The charger Measure on VSYS with fixed 5-us deglitch time. Trigger when SYS pin voltage is below the thresholds. The threshold range from 3.2V(000000b) to 9.5V(111111b) for 2s~ and 3.2V(000000b) to 3.9V(000111b)for 1S, with 100-mV step resolution. There is a fixed DC offset which is 3.2V. Under 1S application writing beyond 3.9V will be ignored. For example 000111b and xxx111b result in same VSYS\_TH1 setting 3.9V. Upon POR, the VSYS TH1 threshold to trigger VBUS discharge in VAP mode is 3.4V(000010b) for 1S and 6.400V(100000b) for 2s~

図 9-21. ProchotOption0 Register (SMBus address = 33h) [reset = 4A81h(2S~) 4A09(1S)]

			•	· · · / L ·		, , ,	- /2
15	14	13	12	11	10	9	8
		ILIM2_VTH			ICRIT	_DEG	PROCHOT_VI NDPM_80_90
R/W	R/W	R/W	R/W	R/W	R	W	R/W
7	6	5	4	3	2	1	0
		VSYS_T	TH1			INOM_DEG	LOWER_PRO CHOT_VINDP M
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-32. ProchotOption0 Register (SMBus address = 33h) Field Descriptions

SMBus = 50000000000000000000000000000000					
BIT	FIELD	TYPE	RESET	DESCRIPTION	
15-11	ILIM2_VTH	R/W	01001b	I <sub>LIM2</sub> Threshold 5 bits, percentage of IIN_DPM in 0x22H. Measure current between ACP and ACN. Trigger when the current is above this threshold:	
				00001b - 11001b: 110% - 230%, step 5% 11010b - 11110b: 250% - 450%, step 50% 11111b: Out of Range (Ignored) Default 150%, or 01001	
10-9	ICRIT_DEG	R/W	01b	ICRIT Deglitch time ICRIT threshold is set to be 110% of <sub>ILIM2</sub> . Typical ICRIT deglitch time to trigger PROCHOT. 00b: 15 µs 01b: 100 µs <default at="" por=""> 10b: 400 µs 11b: 800 µs</default>	
8	PROCHOT_VINDPM_ 80_90	R/W	Ob	Lower threshold of the PROCHOT_VINDPM comparator When REG0x33[0]=1, the threshold of the PROCHOT_VINDPM comparator is determined by this bit setting. 0b: 83% of VinDPM threshold <default at="" por="">. 1b: 91% of VinDPM threshold</default>	



# 表 9-33. ProchotOption0 Register (SMBus address = 33h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7-2	VSYS_TH1	R/W	100000b( 2S~) 000010b( 1S)	VSYS Threshold to trigger discharging VBUS in VAP mode.  Measure on VSYS with fixed 5-µs deglitch time. Trigger when SYS pin voltage is below the thresholds. There is a fixed DC offset which is 3.2V.  2S - battery(Default: 6.4V)  000000b- 111111b: 3.2V - 9.5V with 100mV step size.  1S battery(Default: 3.4V)  XXX000b - XXX111b: 3.2 V - 3.9V with 100mV step size.
1	INOM_DEG	R/W	0b	INOM Deglitch Time INOM is always 10% above IIN_DPM register setting. Measure current between ACP and ACN. Trigger when the current is above this threshold. 0b: 1 ms(max) <default at="" por=""> 1b: 60 ms(max)</default>
0	LOWER_PROCHOT_ VINDPM	R/W	1b	Enable the lower threshold of the PROCHOT_VINDPM comparator  0b: the threshold of the PROCHOT_VINDPM comparator follows the same  VINDPM REG0x3D() setting.  1b: the threshold of the PROCHOT_VINDPM comparator is lower and determined  by PROCHOT_VINDPM_80_90 bit setting. <default at="" por=""></default>



#### 9.6.15 ProchotOption1 Register (SMBus address = 34h) [reset = 41A0h]

### 図 9-22. ProchotOption1 Register (SMBus address = 34h) [reset = 41A0h]

15	14	13	12	11	10	9	8
		IDCHG_	_DEG1				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
PP_VINDPM	PP_COMP	PP_ICRIT	PP_INOM	PP_IDCHG1	PP_VSYS	PP_BATPRES	PP_ACOK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

When the REG0x34h[7:0] are set to be disabled, the  $\overline{PROCHOT}$  event associated with that bit will not be reported in the  $\overline{PROCHOT}$  status register REG0x21h[7:0] any more, and the  $\overline{PROCHOT}$  pin will not be pulled low any more if the event happens.

表 9-34. ProchotOption1 Register (SMBus address = 34h) Field Descriptions

	20 o m. noomoto parent mogreton (emiliare anameter o m.) i tota il coomparent					
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION		
15-10	IDCHG_TH1	R/W	010000Ь	IDCHG level 1 Threshold 6 bit, range, range 0 A to 32256 mA, step 512 mA.  Measure current between SRN and SRP.  Trigger when the discharge current is above the threshold.  If the value is programmed to 000000b PROCHOT is always triggered.  Default: 8192 mA or 010000b		
9-8	IDCHG_DEG1	R/W	00b	IDCHG level 1 Deglitch Time 00b: 78ms 01b: 1.25s <default at="" por=""> 10b: 5s 11b: 20s</default>		

#### 表 9-35. ProchotOption1 Register (SMBus address = 34h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	PP_VINDPM	R/W	1b	VINDPM PROCHOT Profile  When all the REG0x34[7:0] bits are 0, PROCHOT function is disabled.  0b: disable  1b: enable
6	PP_COMP	R/W	Ob	Independent comparator PROCHOT Profile When not in low power mode(Battery only), use this bit to control independent comparator PROCHOT profiles. When in low power mode(Battery only), this bit will lose controllability to independent comparator PROCHOT profiles. Need to use EN_PROCHOT_LPWR to enable independent comparator and its PROCHOT profile.  0b: disable <default at="" por=""> 1b: enable</default>
5	PP_ICRIT	R/W	1b	ICRIT PROCHOT Profile  0b: disable  1b: enable <default at="" por=""></default>

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# 表 9-35. ProchotOption1 Register (SMBus address = 34h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
4	PP_INOM	R/W	0b	INOM PROCHOT Profile  0b: disable <default at="" por="">  1b: enable</default>
3	PP_IDCHG1	R/W	0b	IDCHG1 PROCHOT Profile  0b: disable <default at="" por="">  1b: enable</default>
2	PP_VSYS	R/W	0b	VSYS PROCHOT Profile 0b: disable <default at="" por=""> 1b: enable</default>
1	PP_BATPRES	R/W	Ob	Battery removal PROCHOT Profile  0b: disable <default at="" por="">  1b: enable (one-shot falling edge triggered)  If BATPRES is enabled in PROCHOT after the battery is removed, it will immediately send out one-shot PROCHOT pulse.</default>
0	PP_ACOK	R/W	Ob	Adapter removal PROCHOT Profile  0b: disable <default at="" por="">  1b: enable  ChargeOption0[15] = 0 to assert PROCHOT pulse after adapter removal.  If PP_ACOK is enabled in PROCHOT after the adapter is removed, it will be pulled low.</default>



# 9.6.16 ADCOption Register (SMBus address = 35h) [reset = 2000h]

図 9-23. ADCOption Register (SMBus address = 35h) [reset = 2000h]

			- 3 ( -				
15	14	13	12	11	10	9	8
ADC_CONV	ADC_START	ADC_FULLSCA LE	PTM_EXIT_LIG HT_LOAD		Rese	erved	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
EN_ADC_CMPI N	EN_ADC_VBU S	EN_ADC_PSY S	EN_ADC_IIN	EN_ADC_IDCH G	EN_ADC_ICHG	EN_ADC_VSY S	EN_ADC_VBAT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The ADC registers are read in the following order: VBAT, VSYS, ICHG, IDCHG, IIN, PSYS, VBUS, CMPIN. ADC is disabled in low power mode. Before enabling ADC, low power mode should be disabled first.

表 9-36. ADCOption Register (SMBus address = 35h) Field Descriptions

	& 3-30. Abooption Register (Simbus address = 3311) Field bescriptions					
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION		
15	ADC_CONV	R/W	ОЬ	Typical each ADC channel conversion time is 25 ms maximum. Total ADC conversion time is the product of 25ms and enabled channel counts.  0b: One-shot update. Do one set of conversion updates to registers REG0x23(), REG0x24(), REG0x25(), and REG0x26() after ADC_START =  1.  1b: Continuous update. Do a set of conversion updates to registers REG0x23(), REG0x24(), REG0x25(), and REG0x26() every 1 sec.		
14	ADC_START	R/W	0b	0b: No ADC conversion 1b: Start ADC conversion. After the one-shot update is complete, this bit automatically resets to zero		
13	ADC_FULLSCALE	R/W	1b	ADC input voltage range adjustment for PSYS and CMPIN ADC Channels. 2.04V full scale holds 8mV/LSB resolution and 3.06V full scale holds 12mV/LSB resolution 0b: 2.04 V 1b: 3.06 V <default at="" por="">(Not accurate for REGN&lt;6V application (VBUS &amp; VSYS&lt;6V) )</default>		
12	PTM_EXIT_LIGHT_LOAD	R/W	Ob	PTM Mode Auto Exit Enable When this bit is HIGH, under PTM mode operation when input current is lower than 150mA(10m $\Omega$ input sensing resistor)/300mA(5m $\Omega$ input sensing resistor) for more than 500us, charger should temporary exit PTM mode and return to buck-boost mode operation. When input current increase back to be higher than 200mA(10m $\Omega$ input sensing resistor)/400mA(5m $\Omega$ input sensing resistor) for more than 500us, the charger should automatically return to PTM operation.  0b: Disable <default at="" por=""> 1b: Enable</default>		
11-8	Reserved	R/W	0000b	Reserved		



# 表 9-37. ADCOption Register (SMBus address = 35h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	EN_ADC_CMPIN	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
6	EN_ADC_VBUS	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
5	EN_ADC_PSYS	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
4	EN_ADC_IIN	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
3	EN_ADC_IDCHG	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
2	EN_ADC_ICHG	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
1	EN_ADC_VSYS	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>
0	EN_ADC_VBAT	R/W	0b	0b: Disable <default at="" por=""> 1b: Enable</default>



# 9.6.17 ChargeOption4 Register (SMBus address = 36h) [reset = 0048h]

# 図 9-24. ChargeOption4 Register (SMBus address = 36h) [reset = 0048h]

					<u> </u>		
15	14	13	12	11	10	9	8
VSYS_UVP			EN_Dither		VSYS_UVP_N O_HICCUP	PP_VBUS_VAP	STAT_VBUS_V AP
	R/W		R/W		R/W	R/W	R
7	6	5	4	3	2	1	0
IDCHG_DEG2		IDCHG_TH2		PP_IDCHG2	STAT_IDCHG2	STAT_PTM	
R/W		R/W		R/W	R	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-38. ChargeOption4 Register (SMBus address = 36h) Field Descriptions

				(SMBus address – 3011) Field Descriptions					
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION					
15-13	VSYS_UVP	R/W	000Ь	VSYS Under Voltage Lock Out After UVP is triggered the charger enters hiccup mode, and then the charger is latched off if the restart fails 7 times in 90s The hiccup mode during the UVP can be disabled by setting 0x37[10]=1.					
				VSYS_UVP	1s~ 4s	VSYS_UVP	1s~ 4s		
				000b	2.4V(Default)	100b	5.6V		
				001b	3.2V	101b	6.4V		
				010b	4.0V	110b	7.2V		
				011b	4.8V	111b	8.0V		
12-11	EN_DITHER	R/W	00b	01b: Dither 1X (: 10b: Dither 2X (:	er configuration hering <default at="" p0<br="">±2% Fs dithering ra ±4% Fs dithering ra ±6% Fs dithering ra</default>	nge) nge)			
10	VSYS_UVP_NO_HICCUP	R/W	0b	0b: Enable VSY	JVP Hiccup mode o S_UVP Hiccup mod 'S_UVP Hiccup mod	le <default at="" por<="" td=""><td>!&gt;</td></default>	!>		
9	PP_VBUS_VAP	R/W	0b	VBUS_VAP PROCHOT Profile 0b: disable <default at="" por=""> 0b: enable</default>					
8	STAT_VBUS_VAP	R	0b	PROCHOT profile VBUS_VAP status bit. The status is latched until a read from host.  0b: Not triggered <default at="" por=""> 1b: Triggered</default>					

# 表 9-39. ChargeOption4 Register (SMBus address = 36h) Field Descriptions

	20 to the good to the state of									
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION						
7-6	IDCHG_DEG2	R/W	01b	Battery discharge current limit 2 deglitch time(minimum value) 00b: 100us 01b: 1.6ms <default at="" por=""> 10b: 6ms 11b: 12ms</default>						

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# 表 9-39. ChargeOption4 Register (SMBus address = 36h) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
5-3	IDCHG_TH2	R/W	001b	Battery discharge current limit2 based on percentage of IDCHG_TH1.  Note IDCHG_TH2 setting higher than 32256mA should lose accuracy derating between target value and 32256mA. (Recommend not to set higher than 20A for 1S OTG boost operation)  000b: 125% IDCHG_TH1  001b: 150% IDCHG_TH1   001b: 175% IDCHG_TH1 001b: 175% IDCHG_TH1   010b: 200% IDCHG_TH1 100b: 250% IDCHG_TH1   100b: 350% IDCHG_TH1 110b: 350% IDCHG_TH1   110b: 350% IDCHG_TH1 111b: 400% IDCHG_TH1
2	PP_IDCHG2	R/W	Ob	IDCHG2 PROCHOT Profile  0b: disable <default at="" por="">  1b: enable</default>
1	STAT_IDCHG2	R	Ob	The status is latched until a read from host.  0b: Not triggered <default at="" por="">  1b: Triggered</default>
0	STAT_PTM	R	Ob	PTM operation status bit monitor  0b: Not in PTM Operation



#### 9.6.18 Vmin Active Protection Register (SMBus address = 37h) [reset = 006Ch(2s~4s)/0004h(1s)]

To set the VAP VBUS  $\overline{PROCHOT}$  trigger threshold, write a 7-bit Vmin Active Protection register command (REG0x[15:9])) using the data format listed in  $\boxtimes$  9-25 and  $\boxtimes$  9-40. The charger provides VAP mode VBUS  $\overline{PROCHOT}$  trigger threshold range from 3.2V(0000000b) to 15.9 V(1111111b), with 100-mV step resolution. There is a fixed offset of 3.2V. Upon POR, the VBUS  $\overline{PROCHOT}$  trigger threshold is 3.2 V(0000000b).

To set VSYS\_TH2 Threshold to assert STAT\_VSYS, write a 6-bit Vmin Active Protection register command (REG0x[7:2])) using the data format listed in  $\[mu]$  9-25 and 表 9-41. The charger Measure on VSYS with fixed 5- $\mu$ s deglitch time. Trigger when SYS pin voltage is below the thresholds. The threshold range from 3.2V(000000b) to 9.5V(111111b) for 2s~ and 3.2V(000000b) to 3.9V(000111b) for 1S, with 100-mV step resolution. There is a fixed DC offset which is 3.2V. Under 1S application writing beyond 3.9V will be ignored. For example xxx111b and 000111b result in same VSYS\_TH2 setting 3.9V. Upon POR, the VSYS PROCHOT trigger threshold is 3.2V(000000b) for 1S and 5.9V(011011b) for 2s~ .

図 9-25. Vmin Active Protection Register (SMBus address = 37h) [reset = 0070h/0004h]

							-	
15	14	13	12	11	10	9	8	
VBUS_VAP_TH Bit6	VBUS_VAP_TH Bit5	VBUS_VAP_TH Bit4	VBUS_VAP_TH Bit3	VBUS_VAP_T H Bit2	VBUS_VAP_TH Bit1	VBUS_VAP_TH Bit0	Reserved	
			R/W				R/W	
7	6	5	4	3	2	1	0	
VSYS_TH2 Bit6 VSYS_TH2 Bit5 VSYS_TH2 Bit4 VSYS_TH2 Bit3 VSYS_TH2 Bit3 VSYS_TH2 Bit1 EN_TH2_FOLL OW_TH1								
	R/W	R/W						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### 表 9-40. Vmin Active Protection Register (SMBus address = 37h) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION	
15	VBUS_VAP_TH, Bit6	R/W	0b	0 = Adds 0 mV of VAP Mode VBUS PROCHOT trigger voltage threshold 1 = Adds 6400 mV of VAP Mode VBUS PROCHOT trigger voltage threshold	
14	VBUS_VAP_TH, Bit5	R/W	Ob	0 = Adds 0 mV of VAP Mode VBUS PROCHOT trigger voltage threshold 1 = Adds 3200 mV of VAP Mode VBUS PROCHOT trigger voltage threshold	
13	VBUS_VAP_TH, Bit4	R/W	Ob	0 = Adds 0 mV of VAP Mode VBUS PROCHOT trigger voltage threshold 1 = Adds 1600 mV of VAP Mode VBUS PROCHOT trigger voltage threshold	
12	VBUS_VAP_TH, Bit3	R/W	0b	0 = Adds 0 mV of VAP Mode VBUS PROCHOT trigger voltage threshold 1 = Adds 800 mV of VAP mode VBUS PROCHOT trigger voltage threshold	
11	VBUS_VAP_TH, Bit2	R/W	0b	0 = Adds 0 mV of VAP mode VBUS PROCHOT trigger voltage threshold 1 = Adds 400 mV of VAP mode VBUS PROCHOT trigger voltage threshold	
10	VBUS_VAP_TH, Bit1	R/W	0b	0 = Adds 0 mV of VAP mode VBUS PROCHOT trigger voltage threshold 1 = Adds 200 mV of VAP mode VBUS PROCHOT trigger voltage threshold	
9	VBUS_VAP_TH, Bit0	R/W	0b	0 = Adds 0 mV of VAP mode VBUS PROCHOT trigger voltage threshold 1 = Adds 100 mV of VAP mode VBUS PROCHOT trigger voltage threshold	
8	Reserve	R/W	0b	Reserve	



# 表 9-41. Vmin Active Protection Register (SMBus address = 37h) Field Descriptions

SMBus Property P								
BIT	FIELD	TYPE	RESET	DESCRIPTION				
7	VSYS_TH2, Bit5	R/W	Ob	0 = Adds 0 mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Adds 3200 mV of VAP mode VSYS PROCHOT trigger voltage threshold				
6	VSYS_TH2, Bit4	R/W	1b(2S~) 0b(1S)	0 = Adds 0 mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Adds 1600 mV of VAP mode VSYS PROCHOT trigger voltage threshold				
5	VSYS_TH2, Bit3	R/W	1b(2S~) 0b(1S)	0 = Adds 0 mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Adds 800 mV of VAP mode VSYS PROCHOT trigger voltage threshold				
4	VSYS_TH2, Bit2	R/W	0b	0 = Adds 0 mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Adds 400 mV of VAP mode VSYS PROCHOT trigger voltage threshold				
3	VSYS_TH2, Bit1	R/W	0b(1S) 1b(2S~)	0 = Adds 0 mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Adds 200 mV of VAP mode VSYS PROCHOT trigger voltage threshold				
2	VSYS_TH2, Bit0	R/W	1b	0 = Adds 0 mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Adds 100 mV of VAP mode VSYS PROCHOT trigger voltage threshold				
1	EN_VSYSTH2_FOLLOW_VS YSTH1	R/W	Ob	Enable internal VSYS_TH2 follow VSYS_TH1 setting neglecting register REG37[7:2] setting 0b: disable <default at="" por=""> 1b: enable</default>				
0	EN_FRS	R/W	Ob	Fast Role Swap feature enable (note not recommend to change EN_FRS during OTG operation, the FRS bit from 0 to 1 change will disable power stage for about 50us (Fs=800kHz). HIZ mode holds higher priority, If EN_HIZ=1b, this EN_FRS bit should be forced to 0b.  0b: disable <default at="" por=""> 1b: enable</default>				



# 9.6.19 OTGVoltage Register (SMBus address = 3Bh) [reset = 09C4h]

To set the OTG output voltage limit, write to REG0x3B() using the data format listed in 図 9-26, 表 9-42, and 表 9-43.

The DAC is clamped in digital core at minimal 3V and maximum 24.0V during normal OTG operation. Any register writing lower than the minimal or higher than the maximum will be ignored.

図 9-26. OTGVoltage Register (SMBus address = 3Bh) [reset = 09C4h]

	• •		- 3 ( -		, <b>.</b>	•	
15	14	13	12	11	10	9	8
Reserved		OTG Voltage, bit 11	OTG Voltage, bit 10	OTG Voltage, bit 9	OTG Voltage, bit 8	OTG Voltage, bit 7	OTG Voltage, bit 6
R/W		R/W	R/W	R/W R/W		R/W	R/W
7	6	5	4	3	2	1	0
OTG Voltage, bit 5 OTG Voltage, bit 4		OTG Voltage, bit 3	OTG Voltage, bit 2	OTG Voltage, bit 1	OTG Voltage, bit 0	Rese	erved
R/W R/W R/W		R/W	R/W	R/W	R/W	R	W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-42. OTGVoltage Register (SMBus address = 3Bh) Field Descriptions

SMBus BIT	FIELD	ТҮРЕ	RESET	DESCRIPTION
15-14	Reserved	R/W	00b	Not used. 1 = invalid write.
13	OTG Voltage, bit 11	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 16384 mV of OTG voltage.
12	OTG Voltage, bit 10	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 8192 mV of OTG voltage.
11	OTG Voltage, bit 9	R/W	1b	0 = Adds 0 mV of OTG voltage. 1 = Adds 4096 mV of OTG voltage.
10	OTG Voltage, bit 8	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 2048 mV of OTG voltage.
9	OTG Voltage, bit 7	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 1024 mV of OTG voltage.
8	OTG Voltage, bit 6	R/W	1b	0 = Adds 0 mV of OTG voltage. 1 = Adds 512 mV of OTG voltage.

表 9-43. OTGVoltage Register (SMBus address = 3Bh) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	OTG Voltage, bit 5	R/W	1b	0 = Adds 0 mV of OTG voltage. 1 = Adds 256 mV of OTG voltage.
6	OTG Voltage, bit 4	R/W	1b	0 = Adds 0 mV of OTG voltage. 1 = Adds 128 mV of OTG voltage.
5	OTG Voltage, bit 3	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 64 mV of OTG voltage.
4	OTG Voltage, bit 2	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 32 mV of OTG voltage.
3	OTG Voltage, bit 1	R/W	0b	0 = Adds 0 mV of OTG voltage. 1 = Adds 16 mV of OTG voltage.

JAJSM11 - MAY 2021



# 表 9-43. OTGVoltage Register (SMBus address = 3Bh) Field Descriptions (continued)

	SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
	2	OTG Voltage, bit 0	R/W	1b	0 = Adds 0 mV of OTG voltage. 1 = Adds 8 mV of OTG voltage.
Ī	1-0	Reserved	R/W	00b	Not used. Value Ignored.



# 9.6.20 OTGCurrent Register (SMBus address = 3Ch) [reset = 3C00h]

図 9-27. OTGCurrent Register (SMBus address = 3Ch) [reset = 3C00h]

15	14	13	12	11	10	9	8			
Reserved	OTG Current set by host, bit 6	OTG Current set by host, bit 5	OTG Current set by host, bit 4	OTG Current set by host, bit 3	OTG Current set by host, bit 2	OTG Current set by host, bit 1	OTG Current set by host, bit 0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
7	6	5	4	4 3 2		1	0			
Reserved										
	R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-44. OTGCurrent Register (SMBus address = 3Ch) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Reserved	R/W	0b	Not used. 1 = invalid write.
14	OTG Current set by host, bit 6	R/W	0b	0 = Adds 0 mA of OTG current. 1 = Adds 3200 mA of OTG current.
13	OTG Current set by host, bit 5	R/W	1b	0 = Adds 0 mA of OTG current. 1 = Adds 1600mA of OTG current.
12	OTG Current set by host, bit 4	R/W	1b	0 = Adds 0 mA of OTG current. 1 = Adds 800 mA of OTG current.
11	OTG Current set by host, bit 3	R/W	1b	0 = Adds 0 mA of OTG current. 1 = Adds 400 mA of OTG current.
10	OTG Current set by host, bit 2	R/W	1b	0 = Adds 0 mA of OTG current. 1 = Adds 200 mA of OTG current.
9	OTG Current set by host, bit 1	R/W	0b	0 = Adds 0 mA of OTG current. 1 = Adds 100 mA of OTG current.
8	OTG Current set by host, bit 0	R/W	0b	0 = Adds 0 mA of OTG current. 1 = Adds 50 mA of OTG current.

# 表 9-45. OTGCurrent Register (SMBus address = 3Ch) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7-0	Reserved	R/W	0000000b	Not used. Value Ignored.



#### 9.6.21 InputVoltage (VINDPM) Register (SMBus address = 3Dh) [reset = VBUS-1.28V]

To set the input voltage limit, write a 16-bit InputVoltage register command (REG0x()) using the data format listed in 図 9-28, 表 9-46, and 表 9-47.

If the input voltage drops more than the InputVoltage register allows, the device enters VINDPM and reduces the charge current. The default setting is 1.28 V below the no-load VBUS voltage. There is fixed offset voltage 3.2V for all codes.

図 9-28. InputVoltage Register (SMBus address = 3Dh) [reset = VBUS-1.28V]

			<u> </u>		, <b>L</b>		
15	14	13	12	11	10	9	8
Rese	erved	Input Voltage, bit 7	Input Voltage, bit 6	Input Voltage, bit 5	Input Voltage, bit 4	Input Voltage, bit 3	Input Voltage, bit 2
R	/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
Input Voltage, bit 1	Input Voltage, bit 0	Reserved					
R/W	R/W			R/	W .		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-46. InputVoltage Register (SMBus address = 3Dh) Field Descriptions

	33-40. Input voltage Register (Ombus address - Obil) i leid bescriptions							
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION				
15-14	Reserved	R/W	00b	Not used. 1 = invalid write.				
13	Input Voltage, bit 7	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 8192 mV of input voltage.				
12	Input Voltage, bit 6	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 4096mV of input voltage.				
11	Input Voltage, bit 5	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 2048 mV of input voltage.				
10	Input Voltage, bit 4	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 1024 mV of input voltage.				
9	Input Voltage, bit 3	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 512 mV of input voltage.				
8	Input Voltage, bit 2	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 256 mV of input voltage.				

表 9-47. InputVoltage Register (SMBus address = 3Dh) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7	Input Voltage, bit 1	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 128 mV of input voltage.
6	Input Voltage, bit 0	R/W	0b	0 = Adds 0 mV of input voltage. 1 = Adds 64 mV of input voltage
5-0	Reserved	R/W	000000b	Not used. Value Ignored.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25720



# 9.6.22 VSYS\_MIN Register (SMBus address = 3Eh) [reset value based on CELL\_BATPRESZ pin setting]

To set the minimum system voltage, write a 16-bit VSYS\_MIN register command (REG0x3E()) using the data format listed in  $\boxtimes$  9-29,  $\textcircled{\pi}$  9-48, and  $\textcircled{\pi}$  9-49. The charger provides minimum system voltage range from 1.0V to 19.2 V, with 100-mV step resolution. Any write below 1.0V or above 19.2 V is ignored. Upon POR, the VSYS\_MIN register is 3.6 V for 1 S, 6.6V for 2 S and 9.2 V for 3 S, and 12.3 V for 4 S. Writing VSYS\_MIN to 0 will set it to the default value based on CELL\_BATPRESZ pin.

#### 図 9-29. VSYS\_MIN Register (SMBus address = 3Eh) [reset value based on CELL\_BATPRESZ pin setting]

15	14	13	12	11	10	9	8	
VSYS_MIN, bit 7	VSYS_MIN, bit 6	VSYS_MIN, bit 5	VSYS_MIN, bit	VSYS_MIN, bit 3	VSYS_MIN, bit 2	VSYS_MIN, bit	VSYS_MIN, bit 0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
7	6	5	4	3	2	1	0	
	Reserved							
	R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-48. VSYS\_MIN Register (SMBus address = 3Eh) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Min System Voltage, bit 7	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 12800 mV of system voltage.
14	Min System Voltage, bit 6	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 6400mV of system voltage.
13	Min System Voltage, bit 5	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 3200 mV of system voltage.
12	Min System Voltage, bit 4	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 1600 mV of system voltage.
11	Min System Voltage, bit 3	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 800 mV of system voltage.
10	Min System Voltage, bit 2	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 400 mV of system voltage.
9	Min System Voltage, bit 1	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 200 mV of system voltage.
8	Min System Voltage, bit 0	R/W	0b	0 = Adds 0 mV of system voltage. 1 = Adds 100 mV of system voltage.

# 表 9-49. VSYS\_MIN Register (SMBus address = 3Eh) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
7-0	Reserved	R/W	00000000 b	Not used. Value Ignored.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



#### 9.6.23 IIN\_HOST Register (SMBus address = 3Fh) [reset = 4100h]

To set the nominal input current limit based on the adapter rated current. Write a 7-bit IIN\_HOST register command using the data format listed in  $ext{ <math> ext{ } 9-30, }$  and  $ext{ <math> ext{ } 5-50. }$ 

When using a  $10\text{-m}\Omega$  sense resistor (RSNS\_RAC=0b), the charger provides a nominal input-current limit range of 50 mA to 6350 mA, with 50-mA resolution. The upper boundary is implemented through DAC clamp, writing value higher than limitation will be neglected. The lower boundary is implemented through 50mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes. The default nominal input current limit is 3.25 A. Upon adapter removal, the input current limit is reset to the default value of 3.25 A.

To set the maximum input current limit based on adapter rated current. Additional 100mA(10-m $\Omega$  sense resistor)/ 200mA(5-m $\Omega$  sense resistor) offset should be added based on above nominal input current limit to obtain the maximum input current limit.

The ACP and ACN pins are used to sense  $R_{AC}$  with the default value of 10 m $\Omega$ .

Instead of using the internal IIN\_DPM loop, the user can build up an external input current regulation loop and have the control signal on the ILIM\_HIZ pin.

In order to disable ILIM\_HIZ pin, the host can write to 0x31[7] to disable ILIM\_HIZ pin, or pull ILIM\_HIZ pin above 4.0 V.

図 9-30. IIN\_HOST Register With 10-mΩ Sense Resistor (SMBus address = 3Fh) [reset = 4100h]

		9.0.0.				, L		
15	14	13	12	11	10	9	8	
Reserved	Input Current set by host, bit 6	Input Current set by host, bit 5	Input Current set by host, bit 4	Input Current set by host, bit 3	Input Current set by host, bit 2	Input Current set by host, bit 1	Input Current set by host, bit 0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
7	6	5	4	3	2	1	0	
Reserved								
	R							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-50. IIN\_HOST Register With 10-mΩ Sense Resistor (SMBus address = 3Fh) Field Descriptions

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
15	Reserved	R/W	0b	Not used. 1 = invalid write.
14	Input Current set by host, bit 6	R/W	1b	0 = Adds 0 mA of input current. 1 = Adds 3200 mA of input current.
13	Input Current set by host, bit 5	R/W	0b	0 = Adds 0 mA of input current. 1 = Adds 1600 mA of input current.
12	Input Current set by host, bit 4	R/W	0b	0 = Adds 0 mA of input current. 1 = Adds 800 mA of input current.
11	Input Current set by host, bit 3	R/W	0b	0 = Adds 0 mA of input current. 1 = Adds 400 mA of input current.

# 表 9-50. IIN\_HOST Register With 10-m $\Omega$ Sense Resistor (SMBus address = 3Fh) Field Descriptions (continued)

SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION
10	Input Current set by host, bit 2	R/W	0b	0 = Adds 0 mA of input current. 1 = Adds 200 mA of input current.
9	Input Current set by host, bit 1	R/W	0b	0 = Adds 0 mA of input current. 1 = Adds 100 mA of input current.
8	Input Current set by host, bit 0	R/W	1b	0 = Adds 0 mA of input current. 1 = Adds 50 mA of input current.

# 表 9-51. IIN\_HOST Register With 10-m $\Omega$ Sense Resistor (SMBus address = 3Fh) Field Descriptions

SMB1	FIELD	TYPE	RESET	DESCRIPTION
7-0	Reserved	R	00000000 b	Not used. Value Ignored.



#### 9.6.24 ID Registers

# 9.6.24.1 ManufactureID Register (SMBus address = FEh) [reset = 0040h]

### 図 9-31. ManufactureID Register (SMBus address = FEh) [reset = 0040h]

_ · · · · · · · · · · · · · · · · · · ·
7-0
Manufacturer ID
R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-52. ManufactureID Register Field Descriptions

SMBus BIT	BIT FIELD		RESET	DESCRIPTION (READ ONLY)	
15-8	Reserved	R	00h	Reserved	
7-0	MANUFACTURE_ID	R	40h	40h	

# 9.6.24.2 Device ID (DeviceAddress) Register (SMBus address = FFh) [reset = 00E1h]

# 図 9-32. Device ID (DeviceAddress) Register (SMBus address = FFh) [reset = 00E1h]

, <u>, , , , , , , , , , , , , , , , , , </u>
7-0
DEVICE_ID
R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-53. Device ID (DeviceAddress) Register Field Descriptions

		•	, 0	•
SMBus BIT	FIELD	TYPE	RESET	DESCRIPTION (READ ONLY)
15-8	Reserved	R	00h	Reserved
7-0	DEVICE_ID	R	BQ25720: 11 10 0001b (E1h)	

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

# 10 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 10.1 Application Information

The BQ2572xEVM evaluation module (EVM) is a complete charger module for evaluating the BQ25720. The application curves were taken using the BQ2572xEVM.

At the VBUS input with a  $2.2-\mu H$  or smaller inductor, a minimum 4  $\mu F$  effective (4 × 10- $\mu F$  MLCC) is suggested for a 45-W to 65-W adapter, and two more 10- $\mu F$  MLCC capacitors are needed when power reaches 90 W. Note when VAP feature is employed, 1 × 33- $\mu F$  POSCAP is recommended to be added to improve VAP feature performance and finally system CPU performance.

At the charger VSYS output terminal, a minimum 7  $\mu$ F effective (7 × 10- $\mu$ F 0805 package MLCC) is suggested for a 45-W to 65-W adapter, and two more 10- $\mu$ F MLCC capacitors are needed when power reaches 90 W. Overall 50- $\mu$ F effective distributed capacitance on VSYS net is necessary (POSCAP is preferred), these capacitors do not have to be placed at the charger VSYS output terminal, all capacitors connected to VSYS net can be counted including the input capacitor of the next stage converters.

#### 10.2 Typical Application




図 10-1. Application Diagram of BQ25720

#### 10.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage <sup>(2)</sup>	3.5 V < Adapter Voltage < 26V
Input Current Limit (2)	3.2 A for 65-W adapter
Battery Charge Voltage <sup>(1)</sup>	8400 mV for 2s battery
Battery Charge Current <sup>(1)</sup>	3072 mA for 2s battery
Minimum System Voltage <sup>(1)</sup>	6600 mV for 2s battery

- Refer to battery specification for settings.
- (2) Refer to adapter specification for settings for Input Voltage and Input Current Limit.

#### 10.2.2 Detailed Design Procedure

The parameters are configurable using the evaluation software. The simplified application circuit (see 🗵 10-1, as the application diagram) shows the minimum component requirements. Inductor, capacitor, and MOSFET selection are explained in the rest of this section. Refer to the EVM user's guide for the complete application schematic.

#### 10.2.2.1 ACP-ACN Input Filter

The BQ25720 has average current mode control. The input current sensing through ACP/ACN is critical to recover inductor current ripple. Parasitic inductance on board will generate high frequency ringing on ACP-ACN which overwhelms converter sensed inductor current information. It is also difficult to manage parasitic inductance created based on different PCB layout. Larger parasitic inductance will generate larger sense current ringing which could cause the average current control loop to go into oscillation. Therefore ACP-ACN sensing information need to be conditioned.

For real system board condition, we suggest using below circuit design to get best result and filter noise induced from different PCB parasitic factor. With time constant of filter from 47 ns to 200 ns, the filter is effective and the delay of on the sensed signal is small, therefore there is no concern for average current mode control.




図 10-2. ACN-ACP Input Filter

#### 10.2.2.2 Inductor Selection

The BQ25720 has two selectable fixed switching frequency. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

Product Folder Links: BQ25720

Copyright © 2023 Texas Instruments Incorporated

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE}$$
 (2)

The inductor ripple current in buck operation depends on input voltage ( $V_{IN}$ ), duty cycle ( $D_{BUCK} = V_{OUT}/V_{IN}$ ), switching frequency ( $f_S$ ) and inductance (L):

$$I_{RIPPLE BUCK} = V_{IN} \times D_{BUCK} \times (1-D_{BUCK}) / (f_S \times L)$$
(3)

During boost operation, the duty cycle is:

 $D_{BOOST} = 1 - (V_{IN}/V_{BAT})$ 

and the ripple current is:

$$I_{RIPPLE\ BOOST} = (V_{IN} \times D_{BOOST}) / (f_S \times L)$$

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9 V to 12.6 V for 3-cell battery pack. For 20-V adapter voltage, 10-V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12-V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20 - 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 10.2.2.3 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current (plus system current there is any system load) when duty cycle is 0.5 in buck mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by  $\sharp$  4:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(4)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed in front of  $R_{AC}$  current sensing and as close as possible to the power stage half bridge MOSFETs. Capacitance after  $R_{AC}$  before power stage half bridge should be limited to 10 nF + 1 nF referring to  $\boxtimes$  10-2 diagram. Because too large capacitance after  $R_{AC}$  could filter out  $R_{AC}$  current sensing ripple information. Voltage rating of the capacitor must be higher than normal input voltage level, 25-V rating or higher capacitor is preferred for 19-V to 20-V input voltage. The minimum input effective capacitance recommendation based on refers to  $\frac{1}{8}$  10-1.

Ceramic capacitors (MLCC) show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's data sheet about the derating performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required effective capacitance value at the operating point. Considering the 25 V 0603 package MLCC capacitance derating under 19-V to 20-V input voltage, the recommended practical capacitors configuration can also be found in  $\frac{1}{2}$  10-1. Tantalum capacitors (POSCAP) can avoid dc-bias effect and temperature variation effect which is recommended for 90 W to 130 W higher power application.

表 10-1. Minimum Input Capacitance Requirement

INPUT CAPACITORS vs TOTAL INPUT POWER	65 W	90 W	130 W
Minimum effective input capacitance	4 μF	6 μF	13 μF
Minimum practical input capacitors configuration	4*10 μF (0603 25 V MLCC)	6*10 μF (0603 25 V MLCC)	3*10 µF (0603 25 V MLCC) 1* 10 µF (25 V to 35 V POSCAP)



#### 10.2.2.4 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 10 kHz and 20 kHz. The preferred ceramic capacitor is 25-V X7R or X5R for output capacitor. Minimum 7 pcs of 10- $\mu$ F 0603 package capacitor is suggested to be placed as close as possible to Q3&Q4 half bridge (between Q4 drain and Q3 source terminal). Total minimum output effective capacitance along VSYS distribution line is 50  $\mu$ F refers to  $\frac{1}{8}$  10-2. Recommend to place minimum 20- $\mu$ F MLCC capacitors after the charge current sense resistor for best stability.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the derating performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required capacitance value at the operating point. Considering the 25-V 0603 package MLCC capacitance derating under 21-V to 23-V output voltage, the recommended practical capacitors configuration at VSYS output terminal can also be found in  $\frac{1}{2}$  10-2. Tantalum capacitors (POSCAP) can avoid dc-bias effect and temperature variation effect which are recommend to be used along VSYS output distribution line to meet total minimum effective output capacitance requirement.

£X 10-2.	22 10-2. Minimum Output Capacitance Requirement								
OUTPUT CAPACITORS vs TOTAL INPUT POWER	65 W	90 W	130 W						
Minimum Effective Output Capacitance	50 μF	50 μF	50 μF						
Minimum output capacitors at charger VSYS output terminal	7*10 µF (0603 25 V MLCC)	9*10 μF (0603 25 V MLCC)	9*10 μF (0603 25 V MLCC)						
Additional output capacitors along VSYS distribution line	2*22 μF (25 V~35 V POSCAP)	2*22 μF (25 V~35 V POSCAP)	2*22 μF (25 V~35 V POSCAP)						

表 10-2. Minimum Output Capacitance Requirement

#### 10.2.2.5 Power MOSFETs Selection

Four external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are integrated into the IC with 6 V of gate drive voltage. 30 V or higher voltage rating MOSFETs are preferred for 19-V to 20-V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance,  $R_{DS(ON)}$ , and the gate-to-drain charge,  $Q_{GD}$ . For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance,  $R_{DS(ON)}$ , and the total gate charge,  $Q_{G}$ .

$$FOM_{top} = R_{DS(on)} \cdot Q_{GD}; FOM_{bottom} = R_{DS(on)} \cdot Q_{G}$$
(5)

The lower the FOM value, the lower the total power loss. Usually lower  $R_{DS(ON)}$  has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. Taking buck mode operation as an example the power loss is a function of duty cycle ( $D=V_{OUT}/V_{IN}$ ), charging current ( $I_{CHG}$ ), MOSFET's onresistance ( $R_{DS(ON) \ top}$ ), input voltage ( $V_{IN}$ ), switching frequency ( $f_S$ ), turn-on time ( $t_{on}$ ) and turn-off time ( $t_{off}$ ):

$$P_{top} = P_{con top} + P_{sw top}$$
 (6)

$$P_{con\_top} = D \cdot I_{L\_RMS}^{2} \cdot R_{DS(on)\_top}; \tag{7}$$

$$I_{L RMS}^{2} = I_{L DC}^{2} + I_{ripple}^{2} / 12$$
 (8)

- I<sub>L\_DC</sub> is the average inductor DC current under buck mode;
- I<sub>ripple</sub> is the inductor current ripple peak-to-peak value;



$$P_{sw top} = P_{IV top} + P_{Qoss top} + P_{Gate top};$$

$$(9)$$

The first item  $P_{con\_top}$  represents the conduction loss which is straight forward. The second term  $P_{sw\_top}$  represents the multiple switching loss items in top MOSFET including voltage and current overlap losses  $(P_{IV\_top})$ , MOSFET parasitic output capacitance loss  $(P_{Qoss\_top})$  and gate drive loss  $(P_{Gate\_top})$ . To calculate voltage and current overlap losses  $(P_{IV\_top})$ :

$$P_{\text{IV top}} = 0.5x \, V_{\text{IN}} \cdot I_{\text{valley}} \cdot t_{\text{on}} \cdot f_{\text{S}} + 0.5x \, V_{\text{IN}} \cdot I_{\text{peak}} \cdot t_{\text{off}} \cdot f_{\text{S}}$$

$$\tag{10}$$

$$I_{\text{valley}} = I_{\text{L_DC}} - 0.5 \cdot I_{\text{ripple}} \text{ (inductor current valley value)};$$
 (11)

$$I_{\text{peak}} = I_{\text{L DC}} + 0.5 \cdot I_{\text{ripple}} \text{ (inductor current peak value)}; \tag{12}$$

- t<sub>on</sub> is the MOSFET turn-on time that V<sub>DS</sub> falling time from V<sub>IN</sub> to almost zero (MOSFET turn on conduction voltage);
- t<sub>off</sub> is the MOSFET turn-off time that I<sub>DS</sub> falling time from I<sub>peak</sub> to zero;

The MOSFET turn-on and turn-off times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}$$
(13)

where  $Q_{sw}$  is the switching charge,  $I_{on}$  is the turn-on gate driving current, and  $I_{off}$  is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge  $(Q_{GD})$  and gate-to-source charge  $(Q_{GS})$ :

$$Q_{SW} = Q_{GD} + Q_{GS}$$
 (14)

Gate driving current can be estimated by REGN voltage ( $V_{REGN}$ ), MOSFET plateau voltage ( $V_{plt}$ ), total turn-on gate resistance ( $R_{on}$ ), and turn-off gate resistance ( $R_{off}$ ) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, \quad I_{off} = \frac{V_{plt}}{R_{off}}$$
(15)

To calculate top MOSFET parasitic output capacitance loss (P<sub>Qoss top</sub>):

$$P_{Qoss top} = 0.5 \cdot V_{IN} \cdot Q_{oss} \cdot f_{S}$$
 (16)

Q<sub>oss</sub> is the MOSFET parasitic output charge which can be found in MOSFET datasheet;

To calculate top MOSFET gate drive loss (P<sub>Gate\_top</sub>):

$$P_{Gate top} = V_{IN} \cdot Q_{Gate top} \cdot f_{S}$$
(17)

- Q<sub>Gate top</sub> is the top MOSFET gate charge which can be found in MOSFET datasheet;
- Note here V<sub>IN</sub> is used instead of real gate drive voltage 6 V because, the gate drive 6 V is generated based on LDO from V<sub>IN</sub> under buck mode, the total gate drive related loss are all considered when V<sub>IN</sub> is used for gate drive loss calculation.

The bottom-side MOSFET loss also includes conduction loss and switching loss:

$$P_{\text{bottom}} = P_{\text{con bottom}} + P_{\text{sw bottom}}$$
(18)

$$P_{con\_bottom} = (1 - D) \cdot I_{L\_RMS}^{2} \cdot R_{DS(on)\_bottom};$$
(19)

$$P_{sw bottom} = P_{RR bottom} + P_{Dead bottom} + P_{Gate bottom};$$
 (20)

The first item  $P_{con\_bottom}$  represents the conduction loss which is straight forward. The second term  $P_{sw\_bottom}$  represents the multiple switching loss items in bottom MOSFET including reverse recovery losses ( $P_{RR}$  bottom),



Dead time body diode conduction loss ( $P_{Dead\_bottom}$ ) and gate drive loss ( $P_{Gate\_bottom}$ ). The detail calculation can be found below:

$$P_{RR bottom} = V_{IN} \cdot Q_{rr} \cdot f_{S}$$
 (21)

• Q<sub>rr</sub> is the bottom MOSFET reverse recovery charge which can be found in MOSFET data sheet;

$$P_{Dead\ bottom} = V_F \cdot I_{valley} \cdot f_S \cdot t_{dead\ rise} + V_F \cdot I_{peak} \cdot f_S \cdot t_{dead\ fall}$$
(22)


- V<sub>F</sub> is the body diode forward conduction voltage drop;
- $t_{dead\ rise}$  is the SW rising edge deadtime between top and bottom MOSFETs which is around 40 ns;
- t<sub>dead fall</sub> is the SW falling edge deadtime between top and bottom MOSFETs which is around 30 ns;

 $P_{Gate\ bottom}$  can follow the same method as top MOSFET gate drive loss calculation approach refer to  $\precsim$  17.


P-channel MOSFETs is used for battery charging BATFET. The gate drivers are internally integrated into the IC with 10 V of gate drive voltage. 20 V or higher voltage rating MOSFETs are preferred for 1- to 4-cell battery application, the Ciss of P-channel MOSFET should be chosen less than 5 nF.



#### 10.2.3 Application Curves









English Data Sheet: SLUSDU3









# 11 Power Supply Recommendations

The valid adapter range is from 3.5 V ( $V_{VBUS\_CONVEN}$ ) to 26 V with at least 500-mA current rating. When CHRG\_OK goes HIGH, the system is powered from adapter through the charger. When adapter is removed, the system is connected to battery through BATFET. Typically the battery depletion threshold should be greater than the VSYS\_MIN so that the battery capacity can be fully utilized for maximum battery run time.



# 12 Layout

# 12.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loop (see セクション 12.2) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

表 12-1. PCB Layout Guidelines

RULES	COMPONENTS	FUNCTION	IMPACT	GUIDELINES
1		PCB layer stack up	Thermal, efficiency, signal integrity	Multi- layer PCB is suggested. Allocate at least one ground layer. The BQ257XXEVM uses a 4-layer PCB (top layer, ground layer, signal layer and bottom layer).
2	CBUS, RAC, Q1, Q2	Input loop	High frequency noise, ripple	VBUS capacitors, RAC, Q1 and Q2 form a small loop 1. It is best to put them on the same side. Connect them with large copper to reduce the parasitic resistance. Move part of CBUS to the other side of PCB for high density design. After RAC before Q1 and Q2 power stage recommend to put 10 nF + 1 nF (0402 package) decoupling capacitors as close as possible to IC to decoupling switching loop high frequency noise.
3	R <sub>AC</sub> , Q1, L1, Q4	Current path	Efficiency	The current path from VBUS to VSYS, through R <sub>AC</sub> , Q1, L1, Q4, has low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1 to 2A/via for a 10-mil via with 1 oz. copper thickness.
4	CSYS, Q3, Q4	Output loop	High frequency noise, ripple	VSYS capacitors, Q3 and Q4 form a small loop 2. It is best to put them on the same side. Connect them with large copper to reduce the parasitic resistance. Move part of CSYS to the other side of PCB for high density design.
5	QBAT, R <sub>SR</sub>	Current path	Efficiency, battery voltage detection	Place QBAT and $R_{SR}$ near the battery terminal. The current path from VBAT to VSYS, through $R_{SR}$ and QBAT, has low impedance. Pay attention to via resistance if they are not on the same side. The device detects the battery voltage through SRN near battery terminal.
6	Q1, Q2, L1, Q3, Q4	Power stage	Thermal, efficiency	Place Q1, Q2, L1, Q3 and Q4 next to each other. Allow enough copper area for thermal dissipation. The copper area is suggested to be 2x to 4x of the pad size. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
7	R <sub>AC</sub> , R <sub>SR</sub>	Current sense	Regulation accuracy	Use Kelvin-sensing technique for $R_{AC}$ and $R_{SR}$ current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs.
8	Small capacitors	IC bypass caps	Noise, jittering, ripple	Place VBUS cap, VCC cap, REGN caps near IC.
9	BST capacitors	HS gate drive	High frequency noise, ripple	Place HS MOSFET boost strap circuit capacitor close to IC and on the same side of PCB board. Capacitors SW1/2 nodes are recommended to use wide copper polygon to connect to power stage and capacitors BST1/2 node are recommended to use at least 8mil trace to connected to IC BST1/2 pins.

Product Folder Links: BQ25720

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



表 12-1.	<b>PCB Layout</b>	Guidelines	(continued)
---------	-------------------	------------	-------------

RULES	COMPONENTS	FUNCTION	IMPACT	GUIDELINES
10		Ground partition	Measurement accuracy, regulation accuracy, jitters, ripple	Separate analog ground(AGND) and power grounds(PGND) is preferred. PGND should be used for all power stage related ground net. AGND should be used for all sensing, compensation and control network ground for example ACP/ACN/COMP1/COMP2/CMPIN/CMPOUT/IADPT/IBAT/PSYS. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad. If possible, use dedicated COMP1, COMP2 AGND traces. Connect analog ground and power ground together using power pad as the single ground connection point.

# 12.2 Layout Example

#### 12.2.1 Layout Example Reference Top View

Based on the above layout guidelines, the buck-boost charger layout example top view is shown below including all the key power components.




図 12-1. Buck-Boost Charger Layout Reference Example Top View

# 12.2.2 Inner Layer Layout and Routing Example

For both input sensing resistor and charging current sensing resistor, differential sensing and routing method are suggested and highlighted in below figure. Use wide trace for gate drive traces, minimum 15 mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad. Suggest using dedicated COMP1, COMP2 analog ground traces shown in below figure.




図 12-2. Buck-Boost Charger Gate Drive/Current Sensing/AGND Signal Layer Routing Example



# 13 Device and Documentation Support

# 13.1 Device Support

# 13.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### **13.2 Documentation Support**

#### 13.2.1 Related Documentation

For related documentation see the following:

- Semiconductor and IC Package Thermal Metrics Application Report
- BQ2571x Evaluation Module User's Guide
- QFN/SON PCB Attachment Application Report

#### 13.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 13.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 13.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 13.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 13.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 7-Apr-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ25720RSNR	ACTIVE	QFN	RSN	32	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQ25720	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RSN (S-PWQFN-N32)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4209775-2/F 03/14

NOTE: All linear dimensions are in millimeters



# RSN (S-PWQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated