

# 1 シリーズ (1 個の直列) セル・リチウムイオン・バッテリー・パック向け BQ27Z561-R1 Impedance Track™ バッテリー残量計ソリューション

## 1 特長

- 最小 1mΩ のハイサイドおよびローサイド電流検出抵抗をサポート
- 拡張健全性状態 (SOH) アルゴリズムを含む、パック側の残量測定をサポート
- 予測型 OCV に基づく QMAX 高速更新オプション
- SHA-256 認証レスポндаによるバッテリー・パックのセキュリティ強化
- 洗練された充電アルゴリズム:
  - JEITA
  - 強化充電
  - RSOC() 充電補償オプション
- 2 つの独立した ADC
  - 電流と電圧の同時サンプリングに対応
  - 入力オフセット誤差 1μV 未満 (標準値) の高精度クーロン・カウンタ
- 低電圧 (2V) での動作
- 広範な電流範囲のアプリケーションに対応 (1mA から 5A 超まで)
- アクティブ HIGH または LOW のパルスまたはレベル割り込みピン
- バッテリー・トリップ・ポイント (BTP) をサポート
- 低消費電力モード (標準的なバッテリー・パックの動作範囲の条件)
  - スリープ・モード (標準値): 11μA 未満
  - ディープ・スリープ・モード (標準値): 9μA 未満
  - オフ・モード (標準値): 1.9μA 未満
- 内部および外部の温度検出機能
- 診断用の寿命データ・モニタとブラック・ボックス・レコーダ
- 400kHz の I<sup>2</sup>C バス通信インターフェイスによる高速なプログラミングとデータ・アクセス
- HDQ One-Wire によるホストとの通信
- 小型の 12 ピン DSBGA パッケージ (YPH)

## 2 アプリケーション

- スマートフォン
- デジタル・スチル・カメラおよびビデオ・カメラ
- タブレット・コンピュータ
- 携帯およびウェアラブルの健康機器
- 携帯用オーディオ・デバイス

## 3 概要


テキサス・インスツルメンツの BQ27Z561-R1 Impedance Track™ バッテリー残量計ソリューションは高度に統合された、正確な 1 シリーズ (1 個の直列) セルのバッテリー残量計で、フラッシュによりプログラム可能なカスタム RISC (Reduced Instruction-Set CPU) と、リチウムイオンおよびリチウムポリマ・バッテリー・パック用の SHA-256 認証機能が搭載されています。1 シリーズ・セル機能には、容量を増やすための並列セルも含まれています。

BQ27Z561-R1 バッテリー残量計は、I<sup>2</sup>C 互換および HDQ One-Wire インターフェイスを使用して通信を行います。また、高精度残量測定アプリケーションに役立つ複数の重要な機能を搭載しています。温度検出機能 (内部および外部のオプション) が内蔵されており、システムとバッテリーの温度を測定できます。

### デバイス情報

部品番号 <sup>(1)</sup>	パッケージ	本体サイズ (公称)
BQ27Z561-R1	DSBGA (12)	1.67mm × 2.05mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



## Table of Contents

<b>1 特長</b> .....	1	7.18 I <sup>2</sup> C Timing — 100 kHz.....	8
<b>2 アプリケーション</b> .....	1	7.19 I <sup>2</sup> C Timing — 400 kHz.....	8
<b>3 概要</b> .....	1	7.20 HDQ Timing.....	8
<b>4 Revision History</b> .....	2	7.21 Typical Characteristics.....	10
<b>5 概要 (続き)</b> .....	3	<b>8 Detailed Description</b> .....	11
<b>6 Pin Configuration and Functions</b> .....	3	8.1 Overview.....	11
<b>7 Specifications</b> .....	4	8.2 Functional Block Diagram.....	11
7.1 Absolute Maximum Ratings.....	4	8.3 Feature Description.....	11
7.2 ESD Ratings.....	4	8.4 Device Functional Modes.....	13
7.3 Recommended Operating Conditions.....	4	<b>9 Applications and Implementation</b> .....	14
7.4 Thermal Information.....	5	9.1 Application Information.....	15
7.5 Supply Current.....	5	9.2 Typical Applications.....	15
7.6 Internal 1.8-V LDO (REG18).....	5	<b>10 Power Supply Requirements</b> .....	17
7.7 I/O (PULS, INT).....	5	<b>11 Layout</b> .....	18
7.8 Chip Enable (CE).....	5	11.1 Layout Guidelines.....	18
7.9 Internal Temperature Sensor.....	6	11.2 Layout Example.....	19
7.10 NTC Thermistor Measurement Support.....	6	<b>12 Device and Documentation Support</b> .....	20
7.11 Coulomb Counter (CC).....	6	12.1 Documentation Support.....	20
7.12 Analog Digital Converter (ADC).....	6	12.2 ドキュメントの更新通知を受け取る方法.....	20
7.13 Internal Oscillator Specifications.....	7	12.3 サポート・リソース.....	20
7.14 Voltage Reference1 (REF1).....	7	12.4 Trademarks.....	20
7.15 Voltage Reference2 (REF2).....	7	12.5 静電気放電に関する注意事項.....	20
7.16 Flash Memory.....	7	12.6 用語集.....	20
7.17 I <sup>2</sup> C I/O.....	7	<b>13 Mechanical, Packaging, Orderable Information</b> .....	20

## 4 Revision History

<b>Changes from Revision A (August 2019) to Revision B (December 2022)</b>	<b>Page</b>
• 「概略回路図」を変更 .....	1
• Removed the CE reference from I/O section.....	5
• Added <a href="#">Chip Enable (CE)</a> , which includes CE pin thresholds that are assured by design.....	5

---

<b>Changes from Revision * (March 2019) to Revision A (August 2019)</b>	<b>Page</b>
• 「製品情報」の本体サイズを変更 .....	1

## 5 概要 (続き)

内蔵の SHA-256 機能は、システムとパックとの間でセキュアな識別を行うため役立ちます。割り込みおよび BTP 機能により、BQ27Z561-R1 デバイスは、特定の充電状態 (SOC)、電圧、温度条件が発生したことをシステムに通知できます。低電圧で動作するため、システムはバッテリーが著しく放電した状況でもバッテリーの監視を継続できます。アクティビティの少ない状況では、本デバイスを低消費電力のクーロン・カウント (CC) モードに設定できます。このモードでは、本デバイスは動作電流を大幅に減らした状態でクーロン・カウントを続行できます。

## 6 Pin Configuration and Functions




表 6-1. Pin Functions

NUMBER	NAME	I/O	DESCRIPTION
D2	BAT	P <sup>(1)</sup>	Battery voltage measurement input. Kelvin battery sense connection to BAT_SNS. Connect a capacitor (1 $\mu$ F) between BAT and VSS. Place the capacitor close to the gauge.
D3	CE	I	Active high chip enable
C2	BAT_SNS	AI	Battery sense
A1	INT	O	Interrupt for voltage, temperature, and state of charge (programmable active high or low)
A2	PULS	O	Programmable pulse width with active high or low option
B1	TS	AI	Temperature input for ADC
C3	NU	NU	Makes no external connection
B3	SCL	I/O	Serial clock for I <sup>2</sup> C interface; requires external pull up when used. It can be left floating if unused.
A3	SDA/HDQ	I/O	Serial data for I <sup>2</sup> C interface and one-wire interface for HDQ (selectable); requires external pull up when used. It can be left floating if unused.
D1	SRP	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP (positive side) and SRN
C1	SRN	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP (positive side) and SRN.
B2	VSS	P	Device ground

(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/O = Digital Input/Output, NU = Not Used

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input Voltage	BAT	-0.3	6	V
	INT, PULS, CE	-0.3	6	V
	SRP, SRN, BAT_SNS	-0.3	$V_{BAT} + 0.3$	V
	TS	-0.3	2.1	V
	SCL, SDA/HDQ	-0.3	6	V
Operating ambient temperature, $T_A$		-40	85	°C
Operating junction temperature, $T_J$		-40	125	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM) on all pins, per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±1500	V
	Charged-device model (CDM) on all pins, per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM enables safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM enables safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

			MIN	NOM	MAX	UNIT
$V_{BAT}$	Supply voltage	No operating restrictions	2.0		5.5	V
$C_{BAT}$	External capacitor from BAT to VSS		1			μF
$V_{TS}$	Temperature sense		0		1.8	V
$V_{PULS}, V_{INT}, V_{CE}$	Input and output pins		0		$V_{BAT}$	V
$V_{SCL}, V_{SDA/HDQ}$	Communication pins		0		$V_{BAT}$	V

## 7.4 Thermal Information

Over-operating free-air temperature range (unless otherwise noted)

THERMAL METRIC <sup>(1)</sup>		BQ27Z561-R1	UNIT
		DSBGA (YPH)	
		(12 PINS)	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	64.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	59.8	
R <sub>θJB</sub>	Junction-to-board thermal resistance	52.7	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	28.3	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.4	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).

## 7.5 Supply Current

Unless otherwise noted, characteristics noted under conditions of T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>NORMAL</sub>	Standard operating Conditions		60		μA
I <sub>SLEEP</sub>	Sense resistor current below SLEEP mode threshold		11		μA
I <sub>DEEPSLEEP</sub>	Sense resistor current below DEEP SLEEP mode threshold		9		μA
I <sub>OFF</sub>	CE = V <sub>IL</sub>		0.5		μA

## 7.6 Internal 1.8-V LDO (REG18)

Unless otherwise noted, characteristics noted under conditions of T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REG18</sub>	Regulator output voltage	1.6	1.8	2.0	V
V <sub>PORth</sub>	POR threshold	Rising Threshold		1.7	V
V <sub>PORhy</sub>	POR hysteresis		0.1		V

## 7.7 I/O (PULS, INT)

Unless otherwise noted, characteristics noted under conditions of T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	V <sub>REG18</sub> = 1.8 V	1.15		V
V <sub>IL</sub>	Low-level input voltage low	V <sub>REG18</sub> = 1.8 V		0.50	V
V <sub>OL</sub>	Output voltage low	V <sub>REG18</sub> = 1.8 V, I <sub>OL</sub> = 1 mA		0.4	V
C <sub>I</sub>	Input capacitance		5		pF
I <sub>Ikg</sub>	Input leakage current			1	μA

## 7.8 Chip Enable (CE)

Unless otherwise noted, characteristics noted under conditions of T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage <sup>(1)</sup>	0.75 × V <sub>BAT</sub>			V
V <sub>IL</sub>	Low-level input voltage low <sup>(1)</sup>			0.25 × V <sub>BAT</sub>	V

(1) Assured by design

## 7.9 Internal Temperature Sensor

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(\text{TEMP})}$	Internal Temperature sensor voltage drift	$V_{\text{TEMPPP}}$	1.65	1.73	1.8	mV/ $^{\circ}\text{C}$
		$V_{\text{TEMPPP}} - V_{\text{TEMPN}}$ (assured by design)	0.17	0.18	0.19	

## 7.10 NTC Thermistor Measurement Support

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\text{NTRC(PU)}}$	Internal pullup resistance		14.4	18	21.6	k $\Omega$
$R_{\text{NTC(DRIFT)}}$	Resistance drift over temperature		-250	-120	0	PPM/ $^{\circ}\text{C}$

## 7.11 Coulomb Counter (CC)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(\text{CC\_IN})}$	Differential input voltage range		-0.1		0.1	V
$t_{(\text{CC\_CONV})}$	Conversion time	Single conversion		1000		ms
	Effective Resolution	1 LSB		3.8		$\mu\text{V}$
	Integral nonlinearity	16-bit, Best fit over input voltage range	-22.3	5.2	+22.3	LSB
	Differential nonlinearity	16-bit, No missing codes		1.5		LSB
	Offset error	16-bit Post-Calibration	-2.6	1.3	+2.6	LSB
	Offset error drift	15-bit + sign, Post Calibration		0.04	0.07	LSB/ $^{\circ}\text{C}$
	Gain Error	15-bit + sign, Over input voltage range	-492	131	+492	LSB
	Gain Error drift	15-bit + sign, Over input voltage range		4.3	9.8	LSB/ $^{\circ}\text{C}$
	Effective input resistance		7			M $\Omega$

## 7.12 Analog Digital Converter (ADC)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{ADC\_TS\_GPIO}}$	Input voltage range	$V_{\text{FS}} = V_{\text{REF2}}$	-0.2		1.0	V
		$V_{\text{FS}} = V_{\text{REG18}} * 2$	-0.2		1.44	V
$V_{\text{BAT\_MODE}}$	Battery Input Voltage		-0.2		5.5	V
	Integral nonlinearity	16-bit, Best fit, $-0.1\text{ V to }0.8 * V_{\text{REF2}}$	-8.4		+8.4	LSB
	Differential nonlinearity	16-bit, No missing codes		1.5		LSB
	Offset error	16-bit Post-Calibration <sup>(1)</sup> , $V_{\text{FS}} = V_{\text{REF2}}$	-4.2	1.8	+4.2	LSB
	Offset error drift	16-bit Post-Calibration <sup>(1)</sup> , $V_{\text{FS}} = V_{\text{REF2}}$		0.02	0.1	LSB/ $^{\circ}\text{C}$
	Gain Error	16-bit, $-0.1\text{ to }0.8 * V_{\text{FS}}$	-492	131	+492	LSB
	Gain Error drift	16-bit, $-0.1\text{ to }0.8 * V_{\text{FS}}$		2	4.5	LSB/ $^{\circ}\text{C}$
	Effective input resistance		8			M $\Omega$
$t_{(\text{ADC\_CONV})}$	Conversion time			11.7		ms
	Effective resolution		14	15		bits

(1) Factory calibration.

### 7.13 Internal Oscillator Specifications

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High Frequency Oscillator (HFO)					
$f_{\text{HFO}}$	Operating frequency		16.78		MHz
$f_{\text{HFO}}$	HFO frequency drift	$T_A = -20^{\circ}\text{C}$ to $70^{\circ}\text{C}$	-2.5%	2.5%	
		$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-3.5	3.5	
$t_{\text{HFOSTART}}$	HFO start-up time	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ , oscillator frequency within +/- 3% of nominal frequency or a power-on reset			4 ms
Low Frequency Oscillator (LFO)					
$f_{\text{LFO}}$	Operating frequency		65.536		kHz
$f_{\text{LFO(ERR)}}$	Frequency error	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-2.5%	+2.5%	

### 7.14 Voltage Reference1 (REF1)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{REF1}}$	Internal reference voltage <sup>(1)</sup>	1.195	1.21	1.227	V
$V_{\text{REF1\_DRIFT}}$	Internal reference voltage drift	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			-80 +80 PPM/C

(1) Used for CC and LDO

### 7.15 Voltage Reference2 (REF2)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{REF2}}$	Internal reference voltage <sup>(1)</sup>	1.2	1.21	1.22	V
$V_{\text{REF2\_DRIFT}}$	Internal reference voltage drift	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			-20 20 PPM/°C

(1) Used for ADC

### 7.16 Flash Memory

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention	10	100		Years
	Flash programming write cycles	Data Flash	20000		Cycles
		Instruction Flash	1000		Cycles
$t_{\text{(ROWPROG)}}$	Row programming time			40	$\mu\text{s}$
$t_{\text{(MASSERASE)}}$	Mass-erase time	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			40 ms
$t_{\text{(PAGEERASE)}}$	Page-erase time	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			40 ms
$I_{\text{FLASHREAD}}$	Flash read current	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			1 mA
$I_{\text{FLASHWRTIE}}$	Flash write current	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			5 mA
$I_{\text{FLASHERASE}}$	Flash erase current	$T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			15 mA

### 7.17 I<sup>2</sup>C I/O

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{IH}}$	High-level input voltage	SCL, SDA/HDQ, $V_{\text{REG18}} = 1.8\text{ V}$			1.26 V
$V_{\text{IL}}$	Low-level input voltage low	$V_{\text{REG18}} = 1.8\text{ V}$			0.54 V
$V_{\text{OL}}$	Low-level output voltage	$I_{\text{OL}} = 1\text{ mA}$ , $V_{\text{REG18}} = 1.8\text{ V}$			0.36 V

## 7.17 I<sup>2</sup>C I/O (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_I$	Input capacitance			10	pF
$I_{lkg}$	Input leakage current		1		$\mu\text{A}$

## 7.18 I<sup>2</sup>C Timing — 100 kHz

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$f_{\text{SCL}}$	Clock operating frequency SCL duty cycle = 50%			100	kHz
$t_{\text{HD:STA}}$	Start condition hold time	4.0			$\mu\text{s}$
$t_{\text{LOW}}$	Low period of the SCL Clock	4.7			$\mu\text{s}$
$t_{\text{HIGH}}$	High period of the SCL Clock	4.0			$\mu\text{s}$
$t_{\text{SU:STA}}$	Setup repeated START	4.7			$\mu\text{s}$
$t_{\text{HD:DAT}}$	Data hold time (SDA input)	0			ns
$t_{\text{SU:DAT}}$	Data setup time (SDA input)	250			ns
$t_r$	Clock rise time 10% to 90%			1000	ns
$t_f$	Clock fall time 90% to 10%			300	ns
$t_{\text{SU:STO}}$	Setup time STOP condition	4.0			$\mu\text{s}$
$t_{\text{BUF}}$	Bus free time STOP to START	4.7			$\mu\text{s}$

## 7.19 I<sup>2</sup>C Timing — 400 kHz

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$f_{\text{SCL}}$	Clock operating frequency SCL duty cycle = 50%			400	kHz
$t_{\text{HD:STA}}$	START condition hold time	0.6			$\mu\text{s}$
$t_{\text{LOW}}$	Low period of the SCL Clock	1.3			$\mu\text{s}$
$t_{\text{HIGH}}$	High period of the SCL Clock	600			ns
$t_{\text{SU:STA}}$	Setup repeated START	600			ns
$t_{\text{HD:DAT}}$	Data hold time (SDA input)	0			ns
$t_{\text{SU:DAT}}$	Data setup time (SDA input)	100			ns
$t_r$	Clock rise time 10% to 90%			300	ns
$t_f$	Clock fall time 90% to 10%			300	ns
$t_{\text{SU:STO}}$	Setup time STOP condition	0.6			$\mu\text{s}$
$t_{\text{BUF}}$	Bus free time STOP to START	1.3			$\mu\text{s}$


## 7.20 HDQ Timing

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_B$	Break time		190		$\mu\text{s}$
$t_{\text{BR}}$	Break recovery time		40		$\mu\text{s}$
$t_{\text{HW1}}$	Host write 1 time Host drives HDQ		0.5	50	$\mu\text{s}$
$t_{\text{HW0}}$	Host write 0 time Host drives HDQ		86	145	$\mu\text{s}$
$t_{\text{CYCH}}$	Cycle time, host to device Device drives HDQ		190		$\mu\text{s}$
$t_{\text{CYCD}}$	Cycle time, device to Host Device drives HDQ		190	205 250	$\mu\text{s}$
$t_{\text{DW1}}$	Device write 1 time Device drives HDQ		32	50	$\mu\text{s}$
$t_{\text{DW0}}$	Device write 0 time Device drives HDQ		80	145	$\mu\text{s}$
$t_{\text{RSPS}}$	Device response time Device drives HDQ		190	950	$\mu\text{s}$




### 7.20 HDQ Timing (continued)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{TRND}$	Host turn around time	250			$\mu s$
$t_{RISE}$	HDQ line rising time to logic 1	1.8			$\mu s$
$t_{RST}$	HDQ Reset	2.2			s




7-1. I<sup>2</sup>C Timing



- a. HDQ Breaking
- b. Rise time of HDQ line
- c. HDQ Host to fuel gauge communication
- d. Fuel gauge to Host communication
- e. Fuel gauge to Host response format
- f. HDQ Host to fuel gauge


7-2. HDQ Timing

## 7.21 Typical Characteristics




A. BAT Min = 2 V BAT Nom = 3.6 V BAT Max = 5 V

**7-3. REF1 Voltage Versus Battery and Temperature**




A. BAT Min = 2 V BAT Nom = 3.6 V BAT Max = 5 V

**7-4. LDO Voltage Versus Battery and Temperature**



A. BAT Min = 2 V BAT Nom = 3.6 V BAT Max = 5 V

**7-5. LFO Frequency Versus Battery and Temperature**



A. BAT Min = 2 V BAT Nom = 3.6 V BAT Max = 5 V


**7-6. ADVC Offset Voltage Versus Battery and Temperature**

## 8 Detailed Description

### 8.1 Overview

The BQ27Z561-R1 gas gauge is a fully integrated battery manager that employs flash-based firmware to provide a complete solution for battery-stack architectures composed of 1-series cells. The BQ27Z561-R1 device interfaces with a host system via an I<sup>2</sup>C or HDQ protocol. High-performance, integrated analog peripherals enable support for a sense resistor down to 1 mΩ, and simultaneous current/voltage data conversion for instant power calculations. The following sections detail all of the major component blocks included as part of the BQ27Z561-R1 device.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 8.3 Feature Description

### 8.3.1 BQ27Z561-R1 Processor

The BQ27Z561-R1 device uses a custom TI-proprietary processor design that features a Harvard architecture and operates at frequencies up to 4.2 MHz. Using an adaptive, three-stage instruction pipeline, the BQ27Z561-R1 processor supports variable instruction lengths of 8, 16, or 24 bits.

### 8.3.2 Battery Parameter Measurements

The BQ27Z561-R1 device measures cell voltage and current simultaneously, and also measures temperature to calculate the information related to remaining capacity, full charge capacity, state-of-health, and other gauging parameters.

### 8.3.2.1 Coulomb Counter (CC)

The first ADC is an integrating analog-to-digital converter designed specifically for tracking charge and discharge activity, or coulomb counting, of a rechargeable battery. It features a single-channel differential input that converts the voltage difference across a sense resistor between the SRP and SRN terminals with a resolution of 3.74  $\mu\text{V}$ .

### 8.3.2.2 CC Digital Filter

The CC digital filter generates a 16-bit conversion value from the delta-sigma CC front-end. Its FIR filter uses the HFO clock output. New conversions are available every 1 s.

### 8.3.2.3 ADC Multiplexer

The ADC multiplexer provides selectable connections to the external pins BAT, BAT\_SNS, TS, the internal temperature sensor, internal reference voltages, internal 1.8-V regulator, and VSS ground reference input. In addition, the multiplexer can independently enable the TS input connection to the internal thermistor biasing circuitry, and enables the user to short the multiplexer inputs for test and calibration purposes.

### 8.3.2.4 Analog-to-Digital Converter (ADC)


The second ADC is a 16-bit delta-sigma converter designed for general-purpose measurements. The ADC automatically scales the input voltage range during sampling based on channel selection. The converter resolution is a function of its full-scale range and number of bits, yielding a 38- $\mu\text{V}$  resolution.

### 8.3.2.5 Internal Temperature Sensor

An internal temperature sensor is available on the BQ27Z561-R1 device to reduce the cost, power, and size of the external components necessary to measure temperature. It is available for connection to the ADC using the multiplexer, and is ideal for quickly determining pack temperature under a variety of operating conditions.

### 8.3.2.6 External Temperature Sensor Support

The TS input is enabled with an internal 18-k $\Omega$  (Typ.) linearization pull-up resistor to support the use of a 10-k $\Omega$  (25°C) NTC external thermistor, such as the Semitec 103AT-2. The NTC thermistor should be connected between VSS and the individual TS pin. The analog measurement is then taken via the ADC through its input multiplexer. If a different thermistor type is required, then changes to configurations may be required.



8-1. External Thermistor Biasing

### 8.3.3 Power Supply Control

The BQ27Z561-R1 device uses the BAT pin as its power source. BAT powers the internal voltage sources that supply references for the device. BAT\_SNS is a non-current carrying path and used at the Kelvin reference for BAT.

### 8.3.4 Bus Communication Interface

The BQ27Z561-R1 device has an I<sup>2</sup>C bus communication interface. Alternatively, the BQ27Z561-R1 can be configured to communicate through the HDQ pin (shared with SDA).

---

注

Once the device is switched to the HDQ protocol, it is not reversible.

---

### 8.3.5 Low Frequency Oscillator

The BQ27Z561-R1 device includes a low frequency oscillator (LFO) running at 65.536 kHz.

### 8.3.6 High Frequency Oscillator

The BQ27Z561-R1 includes a high frequency oscillator (HFO) running at 16.78 MHz. It is frequency locked to the LFO output and scaled down to 8.388 MHz with a 50% duty cycle.

### 8.3.7 1.8-V Low Dropout Regulator

The BQ27Z561-R1 device contains an integrated capacitor-less 1.8-V LDO (REG18) that provides regulated supply voltage for the device CPU and internal digital logic.

### 8.3.8 Internal Voltage References

The BQ27Z561-R1 device provides two internal voltage references. REF1 is used by REG18, oscillators, and CC. REF2 is used by the ADC.

### 8.3.9 Gas Gauging

This device uses the Impedance Track™ technology to measure and determine the available charge in battery cells. See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report (SLUA450)* for further details.

### 8.3.10 Charge Control Features

This device supports charge control features, such as:

- Reports charging voltage and charging current based on the active temperature range—JEITA temperature ranges T1, T2, T3, T4, T5, and T6
- Provides more complex charging profiles, including sub-ranges within a standard temperature range
- Reports the appropriate charging current required for constant current charging, and the appropriate charging voltage needed for constant voltage charging to a smart charger, using the bus communication interface
- Compensates the charging profile based on the value of *RelativeStateOfCharge()*
- Selects the chemical state-of-charge of each battery cell using the Impedance Track method
- Reports charging faults and indicates charge status via charge and discharge alarms

### 8.3.11 Authentication

This device supports security with the following features, which can be enabled if desired:

- Authentication by the host using the SHA-256 method
- The gas gauge requires SHA-256 authentication before the device can be unsealed or allow full access.

## 8.4 Device Functional Modes

This device supports four modes, but the current consumption varies, based on firmware control of certain functions and modes of operation:

- **NORMAL mode:** In this mode, the device performs measurements, calculations, protections, and data updates every 250-ms intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- **SLEEP mode:** In this mode, the device performs measurements, calculations, and data updates in adjustable time intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- **DEEP SLEEP mode:** In this mode, the current is reduced slightly while current and voltage are still measured periodically, with a user-defined time between reads.
- **OFF mode:** The device is completely disabled by pulling CE low. CE disables the internal voltage rail. All non-volatile memory is unprotected.

### 8.4.1 Lifetime Logging Features

The device supports data logging of several key parameters for warranty and analysis:

- Maximum and minimum cell temperature
- Maximum current in CHARGE or DISCHARGE mode
- Maximum and minimum cell voltages
- Total run time (This data is stored with a resolution of two hours.)
- Time spent different temperature ranges (This data is stored with a resolution of two hours.)

### 8.4.2 Configuration

The device supports accurate data measurements and data logging of several key parameters.

#### 8.4.2.1 Coulomb Counting

The device uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement. The ADC measures charge/discharge flow of the battery by measuring the voltage across a very small external sense resistor. The integrating ADC measures a bipolar signal from a range of  $-100\text{ mV}$  to  $100\text{ mV}$ , with a positive value when  $V_{(SRP)} - V_{(SRN)}$ , indicating charge current and a negative value indicating discharge current.

The current measurement is performed by measuring the voltage drop across the external sense resistor, which can be as low as  $1\text{ m}\Omega$ , and the polarity of the differential voltage determines if the cell is in the CHARGE or DISCHARGE mode.

#### 8.4.2.2 Cell Voltage Measurements

The BQ27Z561-R1 gas gauge measures the cell voltage at 1-s intervals using the ADC. This measured value is internally scaled for the ADC and is calibrated to reduce any errors due to offsets. This data is also used for calculating the impedance of the cell for Impedance Track gas gauging.

#### 8.4.2.3 Auto Calibration

The auto-calibration feature helps to cancel any voltage offset across the SRP and SRN pins for accurate measurement of the cell voltage, charge/discharge current, and thermistor temperature. The auto-calibration is performed when there is no communication activity for a minimum of 5 s on the bus lines.

#### 8.4.2.4 Temperature Measurements

This device has an internal sensor for on-die temperature measurements, and the ability to support an external temperature measurement via the external NTC on the TS pin. These two measurements are individually enabled and configured.

## 9 Applications and Implementation

### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The BQ27Z561-R1 gas gauge can be used with a 1-series li-ion/li-polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the user needs Battery Management Studio (BQSTUDIO), which is a graphical user-interface tool installed on a PC during development. The firmware installed in the product has default values, which are summarized in the *BQ27Z561-R1 Technical Reference Manual* (SLUUBY5). Using the BQSTUDIO tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as enable/disable of certain features for operation, cell configuration, chemistry that best matches the cell used, and more are known. The final flash image, which is extracted once configuration and testing are complete, will be used for mass production and is referred to as the "golden image."

## 9.2 Typical Applications

The following is an example BQ27Z561-R1 application schematic for a single-cell battery pack.



**9-1. BQ27Z561-R1 Typical Implementation with Low-side Current Sensing**




图 9-2. BQ27Z561-R1 Typical Implementation with High-side Current Sensing

### 9.2.1 Design Requirements (Default)

表 9-1. Default Design Requirements

Design Parameter	Example
Cell Configuration	1s1p (1 series with 1 parallel)
Design Capacity	5300 mAh
Device Chemistry	li-ion
Design Voltage	4000 mV
Cell Low Voltage	2500 mV

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Changing Design Parameters

For the firmware settings needed for the design requirements, refer to the *BQ27Z561-R1 Technical Reference Manual (SLUUBY5)*.

- To change design capacity, set the data flash value (in mAh) in the **Gas Gauging: Design: Design Capacity** register.
- To set device chemistry, go to the data flash **I<sup>2</sup>C Configuration: Data: Device Chemistry**. The BQSTUDIO software automatically populates the correct chemistry identification. This selection is derived from using the BQCHEM feature in the tools and choosing the option that matches the device chemistry from the list.
- To set the design voltage, go to **Gas Gauging: Design: Design Voltage** register.
- To set the Cell **Low Voltage** or clear the Cell **Low Voltage**, use **Settings: Configuration: Init Voltage Low Set** or **Clear**. This is used to set the cell voltage level that will set (clear) the [VOLT\_LO] bit in the *Interrupt Status* register.




- To enable the internal temperature and the external temperature sensors: Set **Settings:Configuration: Temperature Enable**: Bit 0 (TSInt) = 1 for the internal sensor; set Bit 1 (TS1) = 1 for the external sensor.

### 9.2.3 Calibration Process

The calibration of current, voltage, and temperature readings is accessible by writing 0xF081 or 0xF082 to *ManufacturerAccess()*. A detailed procedure is included in the *BQ27Z561-R1 Technical Reference Manual (SLUUBY5)* in the *Calibration* section. The description allows for calibration of cell voltage measurement offset, battery voltage, current calibration, coulomb counter offset, PCB offset, CC gain/capacity gain, and temperature measurement for both internal and external sensors.


### 9.2.4 Gauging Data Updates

When a battery pack enabled with the BQ27Z561-R1 gas gauge is cycled, the value of *FullChargeCapacity()* updates several times, including the onset of charge or discharge, charge termination, temperature delta, resistance updates during discharge, and relaxation.  9-3 shows actual battery voltage, load current, and *FullChargeCapacity()* when some of those updates occur during a single application cycle.

Update points from the plot include:

- Charge termination at 7900 s
- Relaxation at 9900 s
- Resistance update at 11500 s

#### 9.2.4.1 Application Curve



 9-3. Full Charge Capacity Tracking (X-Axis Is Seconds)

## 10 Power Supply Requirements


The only power supply is the BAT pin, which is connected to the positive terminal of the battery. The input voltage for the BAT pin will have a minimum of 2 V to a maximum of 5 V.

## 11 Layout

### 11.1 Layout Guidelines

- The quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the BQ27Z561-R1 gas gauge. Select the smallest value possible to minimize the negative voltage generated on the BQ27Z561-R1 VSS node during a short circuit. This pin has an absolute minimum of  $-0.3$  V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a 1-m $\Omega$  to 3-m $\Omega$  sense resistor.
- BAT\_SNS should be tied directly to the positive connection of the battery. It should not share a path with the BAT pin.
- In reference to the gas gauge circuit the following features require attention for component placement and layout: differential low-pass filter and I<sup>2</sup>C communication.
- The BQ27Z561-R1 gas gauge uses an integrating delta-sigma ADC for current measurements. Add a 100- $\Omega$  resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1- $\mu$ F filter capacitor across the SRP and SRN inputs. If required for a circuit, 0.1- $\mu$ F filter capacitors can be added for additional noise filtering for each sense input pin to ground. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can provide additional noise immunity.
- The BQ27Z561-R1 has an internal LDO that is internally compensated and does not require an external decoupling capacitor.
- The I<sup>2</sup>C clock and data pins have integrated high-voltage ESD protection circuits; however, adding a Zener diode and series resistor provides more robust ESD performance. The I<sup>2</sup>C clock and data lines have an internal pull-down. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

## 11.2 Layout Example



 11-1. BQ27Z561-R1 Key Trace Board Layout

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

- [BQ27Z561-R1 Technical Reference Manual](#)
- [Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report](#)

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 12.4 Trademarks

Impedance Track™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 12.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 13 Mechanical, Packaging, Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ27Z561YPHR-R1	ACTIVE	DSBGA	YPH	12	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	Q27Z561R1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**






\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ27Z561YPHR-R1	DSBGA	YPH	12	3000	180.0	8.4	1.83	2.2	0.53	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ27Z561YPHR-R1	DSBGA	YPH	12	3000	182.0	182.0	20.0



D: Max = 2.08 mm, Min = 2.02 mm  
 E: Max = 1.705 mm, Min = 1.644 mm

4222640/A 12/2015

NOTES:

NanoFree is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.




# EXAMPLE BOARD LAYOUT


YPH0012

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:30X



SOLDER MASK DETAILS  
NOT TO SCALE

4222640/A 12/2015

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YPH0012

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4222640/A 12/2015

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated