

## CSD88537ND Dual 60-V N-Channel NexFET™ Power MOSFET

## 1 Features


- Ultra-Low  $Q_g$  and  $Q_{gd}$
- Avalanche Rated
- Pb Free
- RoHS Compliant
- Halogen Free

## 2 Applications

- Half Bridge for Motor Control
- Synchronous Buck Converter

## 3 Description

This dual SO-8, 60 V, 12.5 mΩ NexFET™ power MOSFET is designed to serve as a half bridge in low current motor control applications.



## Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
$V_{DS}$	Drain-to-Source Voltage	60		V
$Q_g$	Gate Charge Total (10 V)	14		nC
$Q_{gd}$	Gate Charge Gate-to-Drain	2.3		nC
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = 6\text{ V}$	15	mΩ
		$V_{GS} = 10\text{ V}$	12.5	mΩ
$V_{GS(th)}$	Threshold Voltage	3.0		V

Ordering Information<sup>(1)</sup>

Device	Media	Qty	Package	Ship
CSD88537ND	13-Inch Reel	2500	SO-8 Plastic Package	Tape and Reel
CSD88537NDT	7-Inch Reel	250		


(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Absolute Maximum Ratings


$T_A = 25^\circ\text{C}$		VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	60	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current (Package limited)	15	A
	Continuous Drain Current (Silicon limited), $T_C = 25^\circ\text{C}$	16	
	Continuous Drain Current <sup>(1)</sup>	8.0	
$I_{DM}$	Pulsed Drain Current, $T_A = 25^\circ\text{C}$ <sup>(2)</sup>	108	A
$P_D$	Power Dissipation <sup>(1)</sup>	2.1	W
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	-55 to 150	°C
$E_{AS}$	Avalanche Energy, single pulse $I_D = 32\text{ A}$ , $L = 0.1\text{ mH}$ , $R_G = 25\text{ }\Omega$	51	mJ

(1) Typical  $R_{\theta JA} = 60^\circ\text{C/W}$  on a 1-inch<sup>2</sup>, 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.

(2) Max  $R_{\theta JL} = 20^\circ\text{C/W}$ , pulse duration  $\leq 100\text{ }\mu\text{s}$ , duty cycle  $\leq 1\%$

 $R_{DS(on)}$  vs  $V_{GS}$ 

## Gate Charge



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1</b>	<b>Features</b> .....	<b>1</b>	<b>6</b>	<b>Device and Documentation Support</b> .....	<b>7</b>
<b>2</b>	<b>Applications</b> .....	<b>1</b>	<b>6.1</b>	Trademarks .....	<b>7</b>
<b>3</b>	<b>Description</b> .....	<b>1</b>	<b>6.2</b>	Electrostatic Discharge Caution .....	<b>7</b>
<b>4</b>	<b>Revision History</b> .....	<b>2</b>	<b>6.3</b>	Glossary .....	<b>7</b>
<b>5</b>	<b>Specifications</b> .....	<b>3</b>	<b>7</b>	<b>Mechanical, Packaging, and Orderable Information</b> .....	<b>8</b>
5.1	Electrical Characteristics .....	3	7.1	SO-8 Package Dimensions .....	8
5.2	Thermal Information .....	3	7.2	Recommended PCB Pattern and Stencil Opening ...	9
5.3	Typical MOSFET Characteristics .....	4			

## 4 Revision History

Changes from Original (January 2014) to Revision A	Page
• Pulsed drain current increased from 62 to 108 A .....	1
• Updated pulsed drain current conditions .....	1
• Changed $R_{\theta JC}$ to $R_{\theta JL}$ in <i>Thermal Information</i> .....	3
• Updated the SOA in <a href="#">Figure 10</a> .....	6

## 5 Specifications

### 5.1 Electrical Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC CHARACTERISTICS</b>					
$\text{BV}_{\text{DSS}}$	Drain-to-Source Voltage $V_{\text{GS}} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	60			V
$\text{I}_{\text{DSS}}$	Drain-to-Source Leakage Current $V_{\text{GS}} = 0 \text{ V}$ , $V_{\text{DS}} = 48 \text{ V}$		1		$\mu\text{A}$
$\text{I}_{\text{GSS}}$	Gate-to-Source Leakage Current $V_{\text{DS}} = 0 \text{ V}$ , $V_{\text{GS}} = 20 \text{ V}$		100		nA
$V_{\text{GS}(\text{th})}$	Gate-to-Source Threshold Voltage $V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250 \mu\text{A}$	2.6	3	3.6	V
$\text{R}_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 6 \text{ V}$ , $I_D = 8 \text{ A}$		15	19	$\text{m}\Omega$
	$V_{\text{GS}} = 10 \text{ V}$ , $I_D = 8 \text{ A}$		12.5	15	$\text{m}\Omega$
$g_{\text{fs}}$	Transconductance $V_{\text{DS}} = 30 \text{ V}$ , $I_D = 8 \text{ A}$		42		S
<b>DYNAMIC CHARACTERISTICS</b>					
$\text{C}_{\text{iss}}$	Input Capacitance	$V_{\text{GS}} = 0 \text{ V}$ , $V_{\text{DS}} = 30 \text{ V}$ , $f = 1 \text{ MHz}$	1080	1400	pF
$\text{C}_{\text{oss}}$	Output Capacitance		133	173	pF
$\text{C}_{\text{rss}}$	Reverse Transfer Capacitance		4	5.2	pF
$\text{R}_G$	Series Gate Resistance		5.5	11	$\Omega$
$Q_g$	Gate Charge Total (10 V)	$V_{\text{DS}} = 30 \text{ V}$ , $I_D = 8 \text{ A}$	14	18	nC
$Q_{\text{gd}}$	Gate Charge Gate-to-Drain		2.3		nC
$Q_{\text{gs}}$	Gate Charge Gate-to-Source		4.6		nC
$Q_{\text{g}(\text{th})}$	Gate Charge at $V_{\text{th}}$		3.4		nC
$Q_{\text{oss}}$	Output Charge	$V_{\text{DS}} = 30 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$	25		nC
$t_{\text{d}(\text{on})}$	Turn On Delay Time	$V_{\text{DS}} = 30 \text{ V}$ , $V_{\text{GS}} = 10 \text{ V}$ , $I_{\text{DS}} = 8 \text{ A}$ , $\text{R}_G = 0 \Omega$	6		ns
$t_r$	Rise Time		15		ns
$t_{\text{d}(\text{off})}$	Turn Off Delay Time		5		ns
$t_f$	Fall Time		19		ns
<b>DIODE CHARACTERISTICS</b>					
$V_{\text{SD}}$	Diode Forward Voltage $I_{\text{SD}} = 8 \text{ A}$ , $V_{\text{GS}} = 0 \text{ V}$		0.8	1	V
$Q_{\text{rr}}$	Reverse Recovery Charge	$V_{\text{DS}} = 30 \text{ V}$ , $I_F = 8 \text{ A}$ , $\text{di/dt} = 300 \text{ A}/\mu\text{s}$	50		nC
$t_{\text{rr}}$	Reverse Recovery Time		30		ns

### 5.2 Thermal Information

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta\text{JL}}$ Junction-to-Lead Thermal Resistance <sup>(1)</sup>				20	$^\circ\text{C}/\text{W}$
$R_{\theta\text{JA}}$ Junction-to-Ambient Thermal Resistance <sup>(1)(2)</sup>				75	$^\circ\text{C}/\text{W}$

(1)  $R_{\theta\text{JL}}$  is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches × 1.5-inches (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB.  $R_{\theta\text{JL}}$  is specified by design, whereas  $R_{\theta\text{JA}}$  is determined by the user's board design.

(2) Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.

### 5.3 Typical MOSFET Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 1. Transient Thermal Impedance





Figure 2. Saturation Characteristics

Figure 3. Transfer Characteristics

## Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)



## Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

## 6 Device and Documentation Support

### 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.3 Glossary


[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

## 7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 SO-8 Package Dimensions



1. All linear dimensions are in inches (millimeters).
2. This drawing is subject to change without notice.
3. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.
4. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.
5. Reference JEDEC MS-012 variation AA.

## 7.2 Recommended PCB Pattern and Stencil Opening



1. All linear dimensions are in millimeters.
2. This drawing is subject to change without notice.
3. Publication IPC-7351 is recommended for alternate designs.
4. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
5. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD88537ND	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537NDG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537NDG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537NDT	Active	Production	SOIC (D)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025