





**DAC5662** 

JAJSJI2D - JULY 2004 - REVISED OCTOBER 2021

## DAC5662 デュアル、12 ビット、275MSPS D/A コンバータ

## 1 特長

12 ビットのデュアル伝送 DAC

更新速度:275MSPS

単電源:3V~3.6V

• 広い SFDR:85dBc (5MHz)

• 優れた IMD3 特性:78dBc (15.1MHz および 16.1MHz)

WCDMA ACLR: 70dB (30.72MHz)

独立または単一抵抗によるゲイン制御

• デュアル・データまたはインターリーブ・データ

1.2V のリファレンスを内蔵

• 低消費電力:330mW

• パワーダウン・モード:15mW

パッケージ:48 ピン TQFP

## 2 アプリケーション

携帯電話基地局通信チャネル

CDMA:W-CDMA, CDMA2000, IS-95

TDMA: GSM, IS-136, EDGE/UWC-136

• 医療、テスト用計測機器

任意波形ジェネレータ (AWG)

ダイレクト・デジタル・シンセシス (DDS)

• ケーブル・モデム終端システム (CMTS)

## 3 概要

DAC5662 は、オンチップの電圧リファレンスを内蔵したモ ノリシック、デュアル・チャネルの 12 ビット高速 D/A コンバ **一**夕 (DAC) です。

最高 275MSPS の更新速度で動作し、抜群の動的性能、 正確なゲイン、オフセット整合といった特性から、I/Q ベー スバンドまたは直接 IF 通信アプリケーションに最適です。

各 DAC には、シングルエンドまたは差動アナログ出力構 成に適した高インピーダンスの差動電流出力が備えられ ています。外部抵抗を使用して、各 DAC のフルスケール 出力電流を別々に、または同時にスケーリングすることが できます (一般的には 2mA~20mA)。 高精度の内蔵電圧 リファレンスは温度補償機能を備え、安定した 1.2V の電 圧リファレンスを提供します。外部リファレンスも使用できま す。

DAC5662 には、クロックとデータ・ラッチが異なる 12 ビッ トのパラレル入力ポートが2つあります。柔軟性を高める ため、インターリーブ・モードで動作する際には 1 ポートで 各 DAC への多重化データもサポートされます。

DAC5662 は、50Ω の二重終端負荷を接続した変圧器結 合の差動出力用に設計されています。20mA のフルスケ ール出力電流の場合、インピーダンス比 4:1 (結果として 出力 4dBm) と


インピーダンス比 1:1 の変圧器 (出力 -2dBm) をサポート します。

DAC5662 は、48 ピンの薄型クワッド・フラットパック (TQFP) で供給されます。ファミリ製品間にはピン互換性 があり、12 ビット (DAC5662)、14 ビット (DAC5672) の分 解能を選択できます。さらに、DAC5662 は DAC2902 お よび AD9765 デュアル DAC とピン互換です。このデバイ スは、-40℃~85℃の工業用温度範囲で動作が規定され ています。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
DAC5662	TQFP	7.00mm × 7.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



機能ブロック図



## **Table of Contents**

1 特長1
2 アプリケーション1
3 概要1
4 Revision History3
5 Pin Configurations and Functions4
6 Specifications5
6.1 Absolute Maximum Ratings5
6.2 ESD Ratings5
6.3 Recommended Operating Conditions5
6.4 Thermal Resistance Characteristics6
6.5 Electrical Characteristics7
6.6 Electrical Characteristics8
6.7 Electrical Characteristics, AC9
6.8 Electrical Characteristics, DC10
6.9 Switching Characteristics10
6.10 Typical Characteristics11
7 Parameter Measurement Information14
7.1 Digital Inputs and Timing14
8 Detailed Description 17

8.1 Overview	17
8.2 Functional Block Diagram	17
8.3 Feature Description	18
8.4 Device Functional Modes	22
9 Application and Implementation	23
9.1 Application Informmation	
9.2 Typical Application	23
10 Power Supply Recommendations	25
11 Layout	26
11.1 Layout Guidelines	<mark>26</mark>
11.2 Layout Example	<mark>26</mark>
12 Device and Documentation Support	30
12.1 Documentation Support	30
12.2ドキュメントの更新通知を受け取る方法	<mark>30</mark>
12.3 サポート・リソース	30
12.4 Trademarks	30
12.5 静電気放電に関する注意事項	30
12.6 用語集	30



## **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

X11 = 47/4/10/2011 (37)	
Changes from Revision C (October 2020) to Revision D (October 2021)	Page
• 「 <i>製品情報</i> 」のデバイス番号を DAC566452 から DAC5662 に変更	1
Changes from Revision B (July 2004) to Revision C (October 2020)	Page
・「製品情報」表、「ESD 定格」表、「熱抵抗特性」表、「機能説明」セクション、「デバイスの機能モード」セクション。	ョン、「アプ
リケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよび	ブドキュメ

ントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加......1

Copyright © 2021 Texas Instruments Incorporated



## 5 Pin Configurations and Functions




表 5-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
AGND	38	I	Analog ground		
AVDD	47	I	Analog supply voltage		
BIASJ_A	44	0	Full-scale output current bias for DACA		
BIASJ_B	41	0	Full-scale output current bias for DACB		
CLKA/CLKIQ	18	Ţ	Clock input for DACA, CLKIQ in interleaved mode.		
CLKB/ RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode.		
DA[11:0]	1-12	I	Data port A. DA11 is MSB and DA0 is LSB. Internal pulldown.		
DB[11:0]	23-34	I	Data port B. DB11 is MSB and DB0 is LSB. Internal pulldown.		
DGND	15, 21	I	Digital ground		
DVDD	16, 22	Ĺ	Digital supply voltage		
EXTIO	43	I/O	Internal reference output (bypass with 0.1 µF to AGND) or external reference input.		
GSET	42	Ţ	Gain-setting mode: H - 1 resistor, L - 2 resistors. Internal pullup.		
IOUTA1	46	0	DACA current output. Full-scale with all bits of DA high.		
IOUTA2	45	0	DACA complementary current output. Full-scale with all bits of DA low.		
IOUTB1	39	0	DACB current output. Full-scale with all bits of DB high.		
IOUTB2	40	0	DACB complementary current output. Full-scale with all bits of DB low.		
MODE	48	I	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.		
NC	13, 14, 35, 36	-	No connection		
SLEEP	37	I	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.		
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode).		
WRTB/ SELECTIQ	20	I	Input write signal for PORT B (SELECTIQ in interleaving mode).		

## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		Min	Max	UNIT
Complement of the second	AVDD <sup>(2)</sup>	-0.5	4	V
Supply voltage range	DVDD <sup>(3)</sup>	-0.5	4	V
Voltage between AGND and DG	ND	-0.5	0.5	V
Voltage between AVDD and DVI	DD	-0.5	0.5	V
	DA[11:0] and DB[11:0] <sup>(3)</sup>	-0.5	DVDD + 0.5	V
Supply voltage range	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB <sup>(3)</sup>	-0.5	DVDD + 0.5	V
upply voltage range	IOUTA1, IOUTA2, IOUTB1, IOUTB2 <sup>(2)</sup>	-1	AVDD + 0.5	V
	EXTIO, BIASJ_A, BIASJ_B, GSET <sup>(2)</sup>	-0.5	AVDD + 0.5	V
Peak input current (any input)	·		+20	mA
Peak total input current (all input	ts)		-30	mA
Operating free-air temperature range		-40	85	°C
Storage temperature range		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Measured with respect to AGND.
- (3) Measured with respect to DGND.

### 6.2 ESD Ratings

			VALUE	UNIT
\/·	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	'

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)

### 6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supplies				
AVDD	3	3.3	3.6	V
DVDD	3	3.3	3.6	V
I <sub>(AVDD)</sub> Analog supply current		75	90	mA
I <sub>(DVDD)</sub> Digital supply current		25	38	mA
Analog Output				
I <sub>O(FS)</sub> Full-Scale output current	2		20	mA
Output voltage compliance range	-1		1.25	V
Clock Interface (CLK, CLKC)				
CLKINPUT Frequency			275	MHz

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **6.4 Thermal Resistance Characteristics**

	THERMAL METRIC <sup>(1)</sup>	TQFP (PFB)	UNIT
		48-Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	65.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	16.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	28.6	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	0.4	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	28.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

### 6.5 Electrical Characteristics

over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Spec	cifications				-	
	Resolution		12			Bits
DC Acci	ıracy <sup>(1)</sup>				'	
INL	Integral nonlinearity	4 L CD = LOUT	-2	±0.3	2	LSB
DNL	Differential nonlinearity	1 LSB = $IOUT_{FS}/2^{12}$ , $T_A = 25^{\circ}C$	-2	±0.2	2	LSB
Analog (	Output				'	
	Offset error			0.03		%FSR
	Gain error	With external reference		±0.25		%FSR
	Gain enoi	With internal reference		±0.5		%FSR
	Minimum full-scale output current <sup>(2)</sup>			2		mA
	Maximum full-scale output current <sup>(2)</sup>			20		mA
	Gain mismatch	With internal reference	-2	0.07	+2	%FSR
	Output voltage compliance range <sup>(3)</sup>		-1		1.25	V
R <sub>O</sub>	Output resistance			300		kΩ
Co	Output capacitance			5		pF
Referen	ce Output		1		1	
	Reference voltage		1.14	1.2	1.26	V
	Reference output current <sup>(4)</sup>			100		nA
Referen	ce Input				'	
V <sub>EXTIO</sub>	Input voltage		0.1		1.25	V
R <sub>I</sub>	Input resistance			1		МΩ
	Small signal bandwidth			300		kHz
Cı	Input capacitance			100		pF
Tempera	ature Coefficients				'	
	Offset drift			0		ppm of FSR/°C
	Coin drift	With external reference		±50		ppm of FSR/°C
	Gain drift	With internal reference		±50		ppm of FSR/°C
	Reference voltage drift			±20		ppm/°C

<sup>(1)</sup> Measured differentially through 50  $\Omega$  to AGND.

<sup>(2)</sup> Nominal full-scale current, IOUTFS, equals 32x the IBIAS current.

<sup>(3)</sup> The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5662 device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and intergral nonlinearity.

<sup>(4)</sup> Use an external buffer amplifier with high impedance input to drive any external load.



## **6.6 Electrical Characteristics**

over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA,  $f_{DATA} = 200 \text{ MSPS}$ ,  $f_{OUT} = 1 \text{ MHz}$ , independent gain set mode (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
pply				'	
Analog supply voltage		3	3.3	3.6	V
Digital supply voltage		3	3.3	3.6	V
	Including output current through load resistor		75	90	mA
Supply current, analog	Sleep mode with clock		2.5	6	mA
	Sleep mode without clock		2.5		mA
Supply current, digital			25	38	mA
	Sleep mode with clock		12.5	18	mA
	Sleep mode without clock		<10		μΑ
			330	390	
Power dissipation	Sleep mode without clock		15		mW
	f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		350		
Dower cumby rejection reti-		-0.2		0.2	0/ ECD^/
Power supply rejection ratio		-0.2		0.2	%FSR/V
Operating free-air temperature		-40		85	°C
	Analog supply voltage Digital supply voltage Supply current, analog Supply current, digital  Power dissipation  Power supply rejection ratio	Analog supply voltage  Digital supply voltage  Supply current, analog  Supply current, analog  Sleep mode with clock Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Power dissipation  Sleep mode without clock  Floata = 275 MSPS, fout = 20 MHz	Analog supply voltage  Digital supply voltage  Supply current, analog  Supply current, analog  Supply current, digital  Supply current, digital  Sleep mode with clock Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Sleep mode without clock  Foata = 275 MSPS, fout = 20 MHz  Power supply rejection ratio  -0.2	Analog supply voltage         3         3.3           Digital supply voltage         3         3.3           Supply current, analog         Including output current through load resistor         75           Sleep mode with clock         2.5           Sleep mode without clock         2.5           Supply current, digital         Sleep mode with clock         12.5           Sleep mode without clock         <10	Analog supply voltage

## 6.7 Electrical Characteristics, AC

AC specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output,  $50-\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog Ou	utput					
f <sub>clk</sub>	Maximum output update rate <sup>(1)</sup>		275			MSPS
·s	Output settling time to 0.1% (DAC)	Mid-scale transition		20		ns
r	Output rise time 10% to 90% (OUT)			1.4		ns
f	Output fall time 90% to 10% (OUT)			1.5		ns
		IOUT <sub>FS</sub> = 20 mA		55		pA/√Hz
	Output noise	IOUT <sub>FS</sub> = 2 mA		30		pA/√Hz
AC Linear	ity					
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, IOUTFS = 0 dB		81		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, IOUTFS = -6 dB		83		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, IOUTFS = -12 dB		81		
SFDR	Courieus frae dunamia ranga	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 5 MHz		85		dDa
SFDK	Spurious free dynamic range	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 20 MHz		78		dBc
		1st Nyquist zone, T <sub>MIN</sub> to T <sub>MAX</sub> , f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 20 MHz	66	71		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 41 MHz		68		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		72		
ONID		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 5 MHz		73		٩D
SNR	Signal-to-noise ratio	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 20 MHz		67		dB
A C.I. D.	A di	W-CDMA signal with 3.84-MHz Bandwidth, f <sub>DATA</sub> = 61.44 MSPS, IF = 15.360 MHz		70		٦D
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz Bandwidth, f <sub>DATA</sub> = 122.88 MSPS, IF = 30.72 MHz		70		dB
MD3	Third-order two-tone intermodulation	Each tone at -6 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 45.4 and 46.4 MHz		62		dPo
IVIDS	Third-order two-tone intermodulation	Each tone at -6 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.1 and 16.1 MHz		78		dBc
		Each tone at -12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.6, 15.8, 16.2, and 16.4 MHz		77		
MD	Four-tone intermodulation	Each tone at -12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> = 68.8, 69.6, 71.2, and 72.0 MHz		56		dBc
		Each tone at -12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> = 19.0, 19.1, 19.3, and 19.4 MHz		74		
	Channel isolation	T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> (CH1) = 20 MHz, f <sub>OUT</sub> (CH2) = 21 MHz		97		dBc

<sup>(1)</sup> Specified by design and bench characterization. Not production tested.



## 6.8 Electrical Characteristics, DC

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital In	put				'	
V <sub>IH</sub>	High-level input voltage		2		3.3	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
I <sub>IH</sub>	High-level input current			±50		μA
I <sub>IL</sub>	Low-level input current			±10		μA
I <sub>IH(GSET)</sub>	High-level input current, GSET pin			7		μA
I <sub>IL(GSET)</sub>	Low-level input current, GSET pin			-30		μA
I <sub>IH(MODE)</sub>	High-level input current, MODE pin			-30		μA
I <sub>IL(MODE)</sub>	Low-level input current, MODE pin			-80		μA
Cı	Input capacitance			5		pF

## **6.9 Switching Characteristics**

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Timing	- Dual Bus Mode					
t <sub>su</sub>	Input setup time		1			ns
t <sub>h</sub>	Input hold time		1			ns
t <sub>LPH</sub>	Input clock pulse high time			2		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs)		4		4	clk
t <sub>PD</sub>	Propagation delay time			1.5		ns
Timing	- Single Bus Interleaved Mode					
t <sub>su</sub>	Input setup time			0.5		ns
t <sub>h</sub>	Input hold time			0.5		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs)		4		4	clk
t <sub>PD</sub>	Propagation delay time			1.5		ns

Product Folder Links: DAC5662

## **6.10 Typical Characteristics**




図 6-1. Integral Nonlinearity vs Input Code




図 6-2. Differential Nonlinearity vs Input Code







図 6-3. Spurious-Free Dynamic Range vs Output Frequency



☑ 6-4. Spurious-Free Dynamic Range vs Output Frequency









### 7 Parameter Measurement Information

## 7.1 Digital Inputs and Timing

### 7.1.1 Digital Inputs

The data input ports of the DAC5662 accept a standard positive coding with data bit D11 being the most significant bit (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance will typically be achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5662 are CMOS compatible.  $\boxtimes$  7-1 and  $\boxtimes$  7-2 show schematics of the equivalent CMOS digital inputs of the DAC5662. The pullup and pulldown circuitry is approximately equivalent to  $100k\Omega$ . The 12-bit digital data input follows the offset positive binary coding scheme. The DAC5662 is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




図 7-1. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




図 7-2. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

#### 7.1.2 Input Interfaces

The DAC5662 features two operating modes selected by the MODE pin, as shown in 表 7-1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data should be presented interleaved at the I-channel input bus. The Q-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.

表 7-1.	Operating	Modes
--------	-----------	-------

MODE PIN	Mode pin connected to DGND	Mode pin connected to DVDD
Bus input	, ,	Dual-bus mode, DACs operate independently

## 7.1.3 Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5662 consist of two independent, 12-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRT lines control the channel input latches and the CLK lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRT line

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5662. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLK must occur at the same time or before the rising edge of the WRT signal. A minimum delay of 2 ns should be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRT and CLK lines connected together.





図 7-3. Dual Bus Mode Operation

#### 7.1.4 Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND.  $\boxtimes$  7-4 shows the timing diagram. In interleaved mode, the I- and Q-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the I-channel input bus to either the I-channel input latch (SELECTIQ is high) or to the Q-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the Q-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the I-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the I- and Q-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the I- and Q-DAC latches on the following falling edge of the write inputs. The DAC5662 clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the I- and Q-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.



☑ 7-4. Single-Bus Interleaved Mode Operation

## 8 Detailed Description

### 8.1 Overview


The architecture of the DAC5662 uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 and IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy, improves the dynamic performance (SFDR), and DNL. The current outputs maintain a high output impedance of greater than 300 k $\Omega$ .

When GSET is high (one resistor mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor RSET connected to BIASJ\_A. When GSET is low (two resistor mode), the full-scale output current for each DACs is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors RSET connected to BIASJ\_A and BIASJ\_B. The resulting IREF is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of RSET.

The DAC5662 is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises the current source array with its associated switches, and the reference circuitry.

## 8.2 Functional Block Diagram





## 8.3 Feature Description

#### 8.3.1 DAC Transfer Function

Each of the DACs in the DAC5662 has a set of complementary current outputs,  $I_{OUT1}$  and  $I_{OUT2}$ . The full-scale output current,  $I_{OUTFS}$ , is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2}$$
 (1)

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{Code}{4096}\right)$$
 (2)

$$I_{OUT2} = I_{OUTFS} \times \left(\frac{4095 - Code}{4096}\right)$$
(3)

where Code is the decimal representation of the DAC data input word. Additionally,  $I_{OUTFS}$  is a function of the reference current  $I_{REF}$ , which is determined by the reference voltage and the external setting resistor ( $R_{SET}$ ).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (4)

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$
 (5)

$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
 (6)

The value of the load resistance is limited by the output compliance specification of the DAC5662. To maintain specified linearity performance, the voltage for  $I_{OUT1}$  and  $I_{OUT2}$  should not exceed the maximum allowable compliance range.

The total differential output voltage is:

$$V_{OUTDIFF} = V_{OUT1} - V_{OUT2}$$
 (7)

$$V_{OUTDIFF} = \frac{(2 \times Code - 4095)}{4096} \times I_{OUTFS} \times R_{LOAD}$$
 (8)

#### 8.3.1.1 Analog Outputs




図 8-1. Analog Outputs

The DAC5662 provides two complementary current outputs,  $I_{OUT1}$  and  $I_{OUT2}$ . The simplified circuit of the analog output stage representing the differential topology is shown in  $\boxtimes$  8-1. The output impedance of  $I_{OUT1}$  and  $I_{OUT2}$  results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.

The signal voltage swing that may develop at the two outputs,  $I_{OUT1}$  and  $I_{OUT2}$ , is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5662 or even causes permanent damage. With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of  $I_{OUTFS} = 2$  mA. Care should be taken that the configuration of DAC5662 does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately 0.5 Vpp. This is the case for a 50- $\Omega$  doubly terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5662 by selecting a suitable transformer while maintaining optimum voltage levels at  $I_{OUT1}$  and  $I_{OUT2}$ . Furthermore, using the differential output configuration in combination with a transformer will be instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

#### 8.3.2 Output Configurations

The current outputs of the DAC5662 allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps will be suitable for a dc-coupled configuration.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

Copyright © 2021 Texas Instruments Incorporated

#### 8.3.3 Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a singleended signal while achieving excellent dynamic performance. The appropriate transformer should be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can be used to provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

 $\boxtimes$  8-2 and  $\boxtimes$  8-3 show 50- $\Omega$  doubly terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dccurrent flow. Applying a 20-mA full-scale output current would lead to a 0.5-V<sub>PP</sub> output for a 1:1 transformer and a 1-V<sub>PP</sub> output for a 4:1 transformer. In general, the 1:1 transformer configuration will have slightly better output distortion, but the 4:1 transformer will have 6 dB higher output power.




図 8-2. Driving a Doubly Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer




図 8-3. Driving a Doubly Terminated 50- $\Omega$  Cable Using a 4:1 Impedance Ratio Transformer

#### 8.3.4 Single-Ended Configuration

 $\boxtimes$  8-4 shows the single-ended output configuration, where the output current I<sub>OUT1</sub> flows into an equivalent load resistance of 25 Ω. Node IOUT2 should be connected to AGND or terminated with a resistor of 25 Ω to AGND. The nominal resistor load of 25 Ω gives a differential output swing of 1 V<sub>PP</sub> when applying a 20-mA full-scale output current.






図 8-4. Driving a Doubly Terminated 50-Ω Cable Using a Single-Ended Output

#### 8.3.5 Reference Operation

#### 8.3.5.1 Internal Reference

The DAC5662 has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current,  $I_{OUTFS}$ , of the DAC5662 is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{OUTFS}$  can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (9)

The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see  $\not\equiv$  9). The full-scale output current,  $I_{OUTFS}$ , results from multiplying IREF by a fixed factor of 32.

Using the internal reference, a  $2\text{-k}\Omega$  resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5662 at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 µF or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

#### 8.3.5.2 External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- $\mu$ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M $\Omega$ ) and can easily be driven by various sources. Note that the voltage range of the external reference should stay within the compliance range of the reference input.

Copyright © 2021 Texas Instruments Incorporated



### 8.3.6 Gain Setting Option

The full-scale output current on the DAC5662 can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (i.e. connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ\_A pin (pin 44) and the other to the BIASJ\_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (i.e. connected to AVDD), the DAC5662 switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external RSET resistor connected to the BIASJ\_A pin. The resistor at the BIASJ\_B pin may be removed, however this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

#### **8.4 Device Functional Modes**

#### 8.4.1 Sleep Mode

The DAC5662 features a power-down function which can be used to reduce the total supply current to less than 3.5 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

Product Folder Links: DAC5662

## 9 Application and Implementation


#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Informmation

## 9.2 Typical Application

A typical application for the DAC5662 is as dual or single carrier transmitter. The DAC is provided with some input digital baseband signal and it outputs an analog carrier. A typical configuration is described below.



☑ 9-1. Typical Application Schematic

- Clock rate = 122.88 MHz
- Input data = WCDMA with IF frequency at 30.72 MH
- AVDD = DVDD = 3.3 V

#### 9.2.1 Design Requirements

The requirements for this design were to generate a single WCDMA signal at an intermediate frequency of 30.72 MHz. The ACLR needs to be better than 72 dBc.

## 9.2.2 Detailed Design Procedure

The single carrier signal with an intermediate frequency of 30.72 MHz must be created in the digital processor at a sample rate of 122.88 Msps for DAC. These 12 bit samples are placed on the 12b CMOS input port of the DAC.

A CMOS DAC clock must be generated from a clock source at 122.88 MHz. This must be provided to the CLK pin of the DAC. The IOUTA and IOUTB differential connections must be connected to a transformer to provide a



single ended output. A typical 1:1 impedance transformer is used on the device EVM. The DAC5662 EVM provides a good reference for this design example.

### 9.2.3 Application Curves

This spectrum analyzer plot shows the ACLR for the transformer output single carrier signal with intermediate frequency of 30.72 MHz. The results meet the system requirements for a minimum of 72 dBc ACLR.




図 9-2. Power vs Frequency

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



## 10 Power Supply Recommendations

It is recommended that the device be powered with the nominal supply voltage as indicated in the Recommended Operating Conditions.

In most instances, the best performance is achieved with LDO supplies. However, the supplies may be driven with direct outputs from a DC-DC switcher as long as the noise performance of the switcher is acceptable

Copyright © 2021 Texas Instruments Incorporated



## 11 Layout

## 11.1 Layout Guidelines

The DAC5662 EVM layout should be used as a reference for the layout to obtain the best performance. A sample layout is shown in Figure 11-1 through Figure 11-4. Some important layout recommendations are:

- 1. Use a single ground plane. Keep the digital and analog signals on distinct separate sections of the board. This may be virtually divided down the middle of the device package when doing placement and layout.
- 2. Keep the analog outputs as far away from the switching clocks and digital signals as possible. This will keep coupling from the digital circuits to the analog outputs to a minimum.
- 3. Decoupling caps should be kept close to the power pins of the device.

## 11.2 Layout Example

The EVM is constructed on a 4-layer, 5.1-inch x 4.8-inch, 0.062-inch thick PCB using FR-4 material.  $\boxtimes$  11-1 through  $\boxtimes$  11-4 show the PCB layout for the EVM.




図 11-1. Top Layer 1






図 11-2. Ground Plane Layer 2






図 11-3. Power Plane Layer 3






図 11-4. Bottom Layer 4



## 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

## 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 12.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DAC5662IPFB	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I
DAC5662IPFB.A	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I
DAC5662IPFBG4	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I
DAC5662IPFBG4.A	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I
DAC5662IPFBR	Active	Production	TQFP (PFB)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I
DAC5662IPFBR.A	Active	Production	TQFP (PFB)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DAC5662:

● Enhanced Product : DAC5662-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5662IPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5662IPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0



www.ti.com 18-Jun-2025

## **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DAC5662IPFB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25
DAC5662IPFB.A	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25
DAC5662IPFBG4	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25
DAC5662IPFBG4.A	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25



PLASTIC QUAD FLATPACK




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK



NOTES: (continued)



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>7.</sup> Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月