



**DRV8824** JAJS504K - OCTOBER 2009 - REVISED JANUARY 2022

# DRV8824 ステッピング・モーター・コントローラ IC

# 1 特長

- PWM マイクロステッピングのステッピング・モータ・ドラ イバ
  - マイクロステッピング・インデクサ内蔵
  - 最高 1/32 のマイクロステッピング
- 複数の減衰モード:
  - 混合減衰
  - 低速減衰
  - 高速減衰
- 動作電源電圧範囲:8.2V~45V
- **24V** および

T<sub>A</sub> = 25°C での最大駆動電流:1.6A

- シンプルな STEP/DIR インターフェイス
- 低消費電力スリープ・モード
- 3.3V 基準電圧出力を内蔵
- 小さいパッケージおよびフットプリント
- 保護機能:
  - 過電流保護 (OCP)
  - 過熱検出保護 (TSD)
  - VMx 低電圧誤動作防止 (UVLO)
  - フォルト状態出力ピン (nFAULT)

# 2 アプリケーション

- ATM
- 通貨処理機
- 防犯カメラ
- プリンタ
- スキャナ
- OA 機器
- ゲーム機
- ファクトリ・オートメーション
- ロボット

# 3 概要

DRV8824 は、プリンタ、スキャナなど、自動化機器アプリ ケーションのための統合モータ・ドライバ・ソリューションを 提供します。2 つの H ブリッジ・ドライバと 1 つのマイクロス テッピング・インデクサを搭載し、バイポーラ・ステッピング・ モータの駆動用に設計されています。出力ドライバ・ブロッ クには、モータ巻線を駆動する H ブリッジとして構成され た N チャネルのパワー MOSFET が搭載されています。 DRV8824 は、各出力から最大 1.6A の出力電流を供給 できます(24V、25°C で適切なヒートシンクを使用した場


単純なステップ / 方向インターフェイスにより、簡単に制御 回路と接続できます。モード・ピンにより、モータをフルステ ップから 1/32 ステップ・モードまで設定できます。減衰モ ードは、低速減衰、高速減衰、混合減衰を使用するように 構成できます。低消費電力スリープ・モードが用意されて おり、内部回路をシャットダウンして静止消費電流を非常 に小さく抑えられます。このスリープ・モードは、専用の nSLEEP ピンを使用して設定できます。


過電流保護、短絡保護、低電圧誤動作防止、および過熱 保護のために、内部シャットダウン機能が用意されていま す。フォルト状態は、nFAULTピンにより通知されます。

#### デバイス情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
DRV8824	HTSSOP (28)	9.70mm × 6.40mm
DRV0024	VQFN (28)	5.00mm × 5.00mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。





マイクロステッピング電流の波形



# **Table of Contents**

1 特長	1	7.3 Feature Description	11
2 アプリケーション		7.4 Device Functional Modes	
3 概要		8 Application and Implementation	18
4 Revision History		8.1 Application Information	18
5 Pin Configuration and Functions		8.2 Typical Application	
6 Specifications		9 Layout	
6.1 Absolute Maximum Ratings		9.1 Layout Guidelines	22
6.2 ESD Ratings		9.2 Layout Example	
6.3 Recommended Operating Conditions		9.3 Thermal Considerations	
6.4 Thermal Information		9.4 Power Dissipation	23
6.5 Electrical Characteristics.		9.5 Heatsinking	23
6.6 Timing Requirements		10 Device and Documentation Support	
6.7 Typical Characteristics		10.1 Community Resources	
7 Detailed Description		10.2 Trademarks	
7.1 Overview		11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	24
7.2 Turictional block blagfam	10		

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision J (July 2014) to Revision K (January 2022)	Page
Updated RHD pinout	3
Added additional external component to connect to the VCP pin	
Updated the Handling Ratings table to and ESD Ratings table and moved	
Ratings table	
Corrected device part number	19
• Added セクション 10.1	24
Changes from Revision I (June 2014) to Revision J (July 2014)	Page
<ul><li>最初のページの画像を更新</li></ul>	
• Update the continuous motor drive output current value in Absolute Maxil	mum Ratings5
Updated typical t <sub>DEG</sub> time	6
• Updated text and equations in セクション 8.2.2	
・ Updated セクション 9.1 and image	
Layout Example image updated.	
Changes from Revision H (December 2013) to Revision I (June 2014)	Page
<ul><li>データシートを新しい TI 標準に更新: セクションを追加し、資料を再編成</li></ul>	
Updated pin description for AVREF and BVREF	
Added power supply ramp rate to Absolute Maximum Ratings	
Added minimum voltage for V <sub>IL</sub> and removed typical	
Updated parameter descriptions in <i>Timing Requirements</i> and t <sub>WAKE</sub> minir	
Changes from Revision G (August 2013) to Revision H (December 2013	B) Page
Changed in Electrical Characteristics table, section DECAY INPUT third r	

# **5 Pin Configuration and Functions**




図 5-1. PWP Package 28-Pin HTSSOP Top View




図 5-2. RHD Package 28-Pin VQFN Top View

表 5-1. Pin Functions

	PIN		I/O <sup>(1)</sup>	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
NAME	PWP	RHD	1/0(1)	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AN	D GROUN	D			
GND	14, 28	3, 17	_	Device ground	
VMA	4	7	_	Bridge A power supply	Connect to motor supply (8.2 to 45 V). Both pins must be
VMB	11	14	_	Bridge B power supply	connected to same supply, bypassed with a 0.1-µF capacitor to GND, and connected to appropriate bulk capacitance.
V3P3OUT	15	18	0	3.3-V regulator output	Bypass to GND with a 0.47-µF 6.3-V ceramic capacitor. Can be used to supply VREF.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



# 表 5-1. Pin Functions (continued)

	PIN		(4)	₹ 5-1. FIII FUIICIIOIIS		
NAME	PWP	RHD	I/O <sup>(1)</sup>	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS	
CP1	1	4	Ю	Charge pump flying capacitor	Connect a 0.01-µF 50-V capacitor between CP1 and CP2.	
CP2	2	5	Ю	Charge pump flying capacitor	Confident a 0.01-pr 30-v capacitor between GF1 and GF2.	
VCP	3	6	Ю	High-side gate drive voltage	Connect a $0.1$ - $\mu F$ 16-V ceramic capacitor. A 1-M $\Omega$ resistor can be connected to VM to accelerate discharge of the VCP capacitor.	
CONTROL						
nENBL	21	24	I	Enable input	Logic high to disable device outputs and indexer operation, logic low to enable. Internal pulldown.	
nSLEEP	17	20	1	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode. Internal pulldown.	
STEP	22	25	ı	Step input	Rising edge causes the indexer to move one step. Internal pulldown.	
DIR	20	23	1	Direction input	Level sets the direction of stepping. Internal pulldown.	
MODE0	24	27	I	Microstep mode 0		
MODE1	25	28	I	Microstep mode 1	MODE0 through MODE2 set the step mode: full, 1/2, 1/4, 1/8/ 1/16, or 1/32 step. Internal pulldown.	
MODE2	26	1	Į.	Microstep mode 2	The state of the s	
DECAY	19	22	ı	Decay mode	Low = slow decay, Open = mixed decay, High = fast decay. Internal pulldown and pullup.	
nRESET	16	19	1	Reset input	Active-low reset input initializes the indexer logic and disables the H-bridge outputs. Internal pulldown.	
AVREF	12	15	ı	Bridge A current set reference input	Reference voltage for winding current set. Normally AVREF	
BVREF	13	16	1	Bridge B current set reference input	and BVREF are connected to the same voltage. Can be connected to V3P3OUT.	
NC	23	26	_	No connect	Leave this pin unconnected.	
STATUS						
nHOME	27	2	OD	Home position	Logic low when at home state of step table	
nFAULT	18	21	OD	Fault	Logic low when in fault condition (overtemperature, overcurrent)	
OUTPUT			-			
ISENA	6	9	Ю	Bridge A ground / Isense	Connect to current sense resistor for bridge A.	
ISENB	9	12	Ю	Bridge B ground / Isense	Connect to current sense resistor for bridge B.	
AOUT1	5	8	0	Bridge A output 1	Connect to bipolar stepper motor winding A. Positive current is AOUT1 → AOUT2	
AOUT2	7	10	0	Bridge A output 2		
BOUT1	10	13	0	Bridge B output 1	Connect to bipolar stepper motor winding B.	
BOUT2	8	11	0	Bridge B output 2	Positive current is BOUT1 → BOUT2	

<sup>(1)</sup> Directions: I = input, O = output, OD = open-drain output, IO = input/output

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V <sub>(VMx)</sub>	Power supply voltage	-0.3	47	V
V <sub>(VMx)</sub>	Power supply ramp rate		1	V/µs
	Digital pin voltage	-0.5	7	V
V <sub>(xVREF)</sub>	Input voltage	-0.3	4	V
	ISENSEx pin voltage <sup>(4)</sup>	-0.8	0.8	V
	Peak motor drive output current, t <1 μs	Internall	y limited	Α
	Continuous motor drive output current <sup>(3)</sup>		1.6	А
	Continuous total power dissipation	See セク	ション 6.4	
TJ	Operating virtual junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-60	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	'

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{(VMx)}$	Motor power supply voltage range <sup>(1)</sup>	8.2		45	V
V <sub>(xVREF)</sub>	VREF input voltage <sup>(2)</sup>	1		3.5	V
I <sub>V3P3</sub>	V3P3OUT load current			1	mA

<sup>(1)</sup> All V<sub>M</sub> pins must be connected to the same supply voltage.

#### 6.4 Thermal Information

		DRV		
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	RHD (VQFN)	UNIT
		28 PINS	28 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	38.9	35.8	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	23.3	25.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	8.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	20.9	8.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.6	1.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network ground pin.

<sup>3)</sup> Power dissipation and thermal limits must be observed.

<sup>(4)</sup> Transients of ±1 V for less than 25 ns are acceptable.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Operational at VREF between 0 and 1 V, but accuracy is degraded.



## **6.5 Electrical Characteristics**

over operating free-air temperature range of –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES					
I <sub>VMx</sub>	VMx operating supply current	V <sub>(VMx)</sub> = 24 V, f <sub>PWM</sub> < 50 kHz		5	8	mA
I <sub>VMxQ</sub>	VMx sleep mode supply current	V <sub>(VMx)</sub> = 24 V		10	20	μA
	regulator	1 ' /				
. ,		I <sub>OUT</sub> = 0 to 1 mA, V <sub>(VMx)</sub> = 24 V, T <sub>J</sub> = 25°C	3.18	3.30	3.42	.,
$V_{3P3}$	V3P3OUT voltage	I <sub>OUT</sub> = 0 to 1 mA	3.10	3.30	3.50	V
LOGIC-LI	EVEL INPUTS	1 22:				
V <sub>IL</sub>	Input low voltage		0		0.7	V
V <sub>IH</sub>	Input high voltage		2		5.25	V
V <sub>HYS</sub>	Input hysteresis			0.45		V
I <sub>IL</sub>	Input low current	$V_{(VIN)} = 0$	-20		20	μA
I <sub>IH</sub>	Input high current	V <sub>(VIN)</sub> = 3.3 V			100	 μΑ
R <sub>PD</sub>	Internal pulldown resistance	nENBL, nRESET, DIR, STEP, MODEx		100		kΩ
, 5	·	nSLEEP		1		ΜΩ
nHOME.	nFAULT OUTPUTS (OPEN-DRAIN	OUTPUTS)				
V <sub>OL</sub>	Output low voltage	I <sub>O</sub> = 5 mA			0.5	V
I <sub>OH</sub>	Output high leakage current	V <sub>O</sub> = 3.3 V			1	μA
DECAY IN		10 111			-	I
V <sub>IL</sub>	Input low threshold voltage	For slow decay mode			0.8	V
V <sub>IH</sub>	Input high threshold voltage	For fast decay mode	2		0.0	V
I <sub>IN</sub>	Input current	To riset accay inicac	-100		100	μA
R <sub>PU</sub>	Internal pullup resistance		100	130	100	kΩ
R <sub>PD</sub>	Internal pulldown resistance			80		kΩ
H-BRIDG	·					1/22
	HS FET on resistance	V <sub>(VMx)</sub> = 24 V, I <sub>O</sub> = 1 A, T <sub>J</sub> = 25°C		0.63		
R <sub>DS(ON)</sub>	113 FET Of Tesistance	$V_{\text{(VMX)}} = 24 \text{ V, } I_{\text{O}} = 1 \text{ A, } I_{\text{J}} = 25 \text{ C}$ $V_{\text{(VMX)}} = 24 \text{ V, } I_{\text{O}} = 1 \text{ A, } T_{\text{J}} = 85 \text{°C}$		0.03	0.90	Ω
D	LS FET on resistance			0.76	0.90	
R <sub>DS(ON)</sub>	LS FET Offresistance	$V_{(VMX)} = 24 \text{ V, } I_O = 1 \text{ A, } T_J = 25^{\circ}\text{C}$			0.00	Ω
	Off state Is also as assument	$V_{\text{(VMx)}} = 24 \text{ V, I}_{\text{O}} = 1 \text{ A, T}_{\text{J}} = 85^{\circ}\text{C}$	20	0.78	0.90	
l <sub>OFF</sub>	Off-state leakage current		-20		20	μA
MOTOR I		I	T			
f <sub>PWM</sub>	Internal PWM frequency			50		kHz
t <sub>BLANK</sub>	Current sense blanking time		100	3.75	200	μs
t <sub>R</sub>	Rise time	V <sub>(VMx)</sub> = 24 V	100		360	ns
t <sub>F</sub>	Fall time	V <sub>(VMx)</sub> = 24 V	80		250	ns
t <sub>DEAD</sub>	Dead time			400		ns
	TION CIRCUITS		T			
V <sub>UVLO</sub>	VMx undervoltage lockout voltage	V <sub>(VMx)</sub> rising		7.8	8.2	V
I <sub>OCP</sub>	Overcurrent protection trip level		1.8		5	Α
t <sub>DEG</sub>	Overcurrent deglitch time			3		μs
T <sub>TSD</sub>	Thermal shutdown temperature	Die temperature	150	160	180	°C
CURREN	T CONTROL		•			
I <sub>REF</sub>	xVREF input current	V <sub>(xVREF)</sub> = 3.3 V	-3		3	μA
V <sub>TRIP</sub>	xISENSE trip voltage	V <sub>(xVREF)</sub> = 3.3 V, 100% current setting	635	660	685	mV
			1			

www.tij.co.jp

over operating free-air temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$\Delta I_{TRIP}$	Current trip accuracy	V <sub>(xVREF)</sub> = 3.3 V , 5% current setting	-25%	25%	
	(relative to programmed value)	V <sub>(xVREF)</sub> = 3.3 V , 10% to 34% current setting	-15%	15%	
		V <sub>(xVREF)</sub> = 3.3 V, 38% to 67% current setting	-10%	10%	
		V <sub>(xVREF)</sub> = 3.3 V, 71% to 100% current setting	-5%	5%	
A <sub>ISENSE</sub>	Current sense amplifier gain	Reference only		5	V/V

# **6.6 Timing Requirements**

			MIN	MAX	UNIT
1	$f_{STEP}$	Step frequency		175	kHz
2	t <sub>WH(STEP)</sub>	Pulse duration, STEP high	2.8		μs
3	t <sub>WL(STEP)</sub>	Pulse duration, STEP low	2.8		μs
4	t <sub>SU(STEP)</sub>	Setup time, command before STEP rising	200		ns
5	t <sub>H(STEP)</sub>	Hold time, command after STEP rising	200		ns
6	t <sub>ENBL</sub>	Enable time, nENBL active to STEP	200		ns
7	t <sub>WAKE</sub>	Wakeup time, nSLEEP inactive high to STEP input accepted		1	ms





図 6-1. Timing Diagram



# **6.7 Typical Characteristics**





# 7 Detailed Description

## 7.1 Overview

The DRV8824 is an integrated motor driver solution for bipolar stepper motors. The device integrates two NMOS H-bridges, current sense, regulation circuitry, and a microstepping indexer. The DRV8824 can be powered with a supply voltage between 8.2 to 45 V and is capable of providing an output current up to 1.6 A full-scale.


A simple STEP/DIR interface allows for easy interfacing to the controller circuit. The internal indexer is able to execute high-accuracy microstepping without requiring the processor to control the current level.

The current regulation is highly configurable, with three decay modes of operation. Fast, slow, and mixed decay can be selected depending on the application requirements.

A low-power sleep mode is included which allows the system to save power when not driving the motor.



# 7.2 Functional Block Diagram



# 7.3 Feature Description

#### 7.3.1 PWM Motor Drivers

The DRV8824 contains two H-bridge motor drivers with current-control PWM circuitry. ☒ 7-1 shows a block diagram of the motor control circuitry.




図 7-1. Motor Control Circuitry

Note that there are multiple VMx motor power supply pins. All VMx pins must be connected together to the motor supply voltage.



#### 7.3.2 Current Regulation

The current through the motor windings is regulated by a fixed-frequency PWM current regulation, or current chopping. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. After the current hits the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle.

In stepping motors, current regulation is used to vary the current in the two windings in a semi-sinusoidal fashion to provide smooth motion.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pins.

The full-scale (100%) chopping current is calculated in 式 1.

$$I_{CHOP} = \frac{V_{(xREF)}}{5 \times R_{ISENSE}}$$
 (1)

#### Example:

If a  $0.5-\Omega$  sense resistor is used and the xVREF pin is 3.3 V, the full-scale (100%) chopping current will be 3.3 V /  $(5 \times 0.5 \Omega) = 1.32 A$ .

The reference voltage is scaled by an internal DAC that allows fractional stepping of a bipolar stepper motor, as described in セクション 7.3.5.

#### 7.3.3 Decay Mode

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached.  $\boxtimes$  7-2 shows this as case 1. The current flow direction shown indicates positive current flow.

After the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, after the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches 0, the bridge is disabled to prevent any reverse current flow.  $\boxtimes$  7-2 shows fast decay mode as case 2.

In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge.  $\boxtimes$  7-2 shows this as case 3.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 7-2. Decay Mode

The DRV8824 supports fast decay, slow decay, and a mixed decay mode. Slow, fast, or mixed decay mode is selected by the state of the DECAY pin – logic low selects slow decay, open selects mixed decay operation, and logic high sets fast decay mode. The DECAY pin has both an internal pullup resistor of approximately 130 k $\Omega$  and an internal pulldown resistor of approximately 80 k $\Omega$ . This sets the mixed decay mode if the pin is left open or undriven.

Mixed decay mode begins as fast decay, but at a fixed period of time (75% of the PWM cycle) switches to slow decay mode for the remainder of the fixed PWM period. This occurs only if the current through the winding is decreasing (per 表 7-2); if the current is increasing, then slow decay is used.

#### 7.3.4 Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at  $3.75 \,\mu s$ . Note that the blanking time also sets the minimum on time of the PWM.

#### 7.3.5 Microstepping Indexer

Built-in indexer logic in the DRV8824 allows a number of different stepping configurations. The MODE0 through MODE2 pins are used to configure the stepping format, as shown in 表 7-1.

表 7-1. Stepping Format

MODE2	MODE1	MODE0	STEP MODE
0	0	0	Full step (2-phase excitation) with 71% current
0	0	1	1/2 step (1-2 phase excitation)
0	1	0	1/4 step (W1-2 phase excitation)
0	1	1	8 microsteps/step
1	0	0	16 microsteps/step
1	0	1	32 microsteps/step
1	1	0	32 microsteps/step
1	1	1	32 microsteps/step

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 7-2 shows the relative current and step directions for different settings of MODEx. At each rising edge of the STEP input, the indexer travels to the next state in the table. The direction is shown with the DIR pin high; if the DIR pin is low, the sequence is reversed. Positive current is defined as xOUT1 = positive with respect to xOUT2.

Note that if the step mode is changed while stepping, the indexer advances to the next valid state for the new MODEx setting at the rising edge of STEP.

The home state is 45°. This state is entered at power-up or application of nRESET. This is shown in  $\pm$  7-2 by the shaded cells. The logic inputs DIR, STEP, nRESET, and MODEx have an internal pulldown resistors of 100 kΩ

表 7-2. Relative Current and Step Directions

1/32 STEP	1/16 STEP	1/8 STEP	1/4 STEP	1/2 STEP	FULL STEP 70%	WINDING CURRENT A	WINDING CURRENT B	ELECTRICAL ANGLE
1	1	1	1	1		100%	0%	0
2						100%	5%	3
3	2					100%	10%	6
4						99% 15%		8
5	3	2				98%	20%	11
6						97%	24%	14
7	4					96%	29%	17
8						94%	34%	20
9	5	3	2			92%	38%	23
10						90%	43%	25
11	6					88%	47%	28
12						86%	51%	31
13	7	4				83%	56%	34
14						80%	60%	37
15	8					77%	63%	39
16						74%	67%	42
17	9	5	3	2	1	71%	71%	45
18						67%	74%	48
19	10					63%	77%	51
20						60%	80%	53
21	11	6				56%	83%	56
22						51%	86%	59
23	12					47%	88%	62
24						43%	90%	65
25	13	7	4			38%	92%	68
26						34%	94%	70
27	14					29%	96%	73
28						24%	97%	76
29	15	8				20%	98%	79
30						15%	99%	82
31	16					10% 100%		84
32						5% 100%		87
33	17	9	5	3		0%	100%	90
34						-5%	100%	93
35	18					-10%	100%	96
36						-15%	99%	98

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 7-2. Relative Current and Step Directions (continued)

			衣 /-2.1	Relative		nd Step Directions					
1/32 STEP	1/16 STEP	1/8 STEP	1/4 STEP	1/2 STEP	FULL STEP 70%	WINDING CURRENT A	WINDING CURRENT B	ELECTRICAL ANGLE			
37	19	10				-20%	98%	101			
38						-24%	97%	104			
39	20					-29%	96%	107			
40						-34% 94%		110			
41	21	11	6			-38%	92%	113			
42						-43%	90%	115			
43	22					-47%	88%	118			
44						-51%	86%	121			
45	23	12				-56%	83%	124			
46						-60%	80%	127			
47	24					-63%	77%	129			
48						-67%	74%	132			
49	25	13	7	4	2	-71%	71%	135			
50						-74%	67%	138			
51	26					-77%	63%	141			
52						-80%	60%	143			
53	27	14				-83%	56%	146			
54	21	1-7				<del>-86</del> %	51%	149			
55	28					-88%	47%	152			
56	20					-90%	43%	155			
57	29	15	8			_90% _92%	38%	158			
58	29	13	0			_92 % _94%	34%	160			
59	30					-94% -96%	29%	163			
	30							166			
60	21	16				-97%	24%				
61	31	16				<b>-98%</b>	20%	169			
62	00					-99%	15%	172			
63	32					-100%	10%	174			
64		47				-100%	5%	177			
65	33	17	9	5		-100%	0%	180			
66						-100%	-5%	183			
67	34					-100%	-10%	186			
68	_					<b>-99%</b>	-15%	188			
69	35	18				-98%	-20%	191			
70						-97%	-24%	194			
71	36					-96%	-29%	197			
72						-94%	-34%	200			
73	37	19	10			-92% -38%		203			
74						-90% -43%		205			
75	38					-88%	-47%	208			
76						-86%	-51%	211			
77	39	20				-83%	-56%	214			
78						-80%	-60%	217			
79	40					-77%	-63%	219			
80						-74%	-67%	222			
81	41	21	11	6	3	-71%	-71%	225			



# 表 7-2. Relative Current and Step Directions (continued)

			<b>3</b> X 1 − Z.	IVEIGUIVE	Current at	ia Step Directions	(continueu)	
1/32 STEP	1/16 STEP	1/8 STEP	1/4 STEP	1/2 STEP	FULL STEP 70%	WINDING CURRENT A	WINDING CURRENT B	ELECTRICAL ANGLE
82						-67%	-74%	228
83	42					-63%	-77%	231
84						-60%	-80%	233
85	43	22				-56%	-83%	236
86						-51%	-86%	239
87	44					-47%	-88%	242
88						-43%	-90%	245
89	45	23	12			-38%	-92%	248
90						-34%	-94%	250
91	46					-29%	-96%	253
92						-24%	-97%	256
93	47	24				-20%	-98%	259
94						-15%	-99%	262
95	48					-10%	-100%	264
96						-5%	-100%	267
97	49	25	13	7		0%	-100%	270
98						5%	-100%	273
99	50					10%	-100%	276
100						15%	-99%	278
101	51	26				20%	-98%	281
102						24%	-97%	284
103	52					29%	-96%	287
104						34%	-94%	290
105	53	27	14			38%	-92%	293
106						43%	-90%	295
107	54					47%	-88%	298
108						51%	-86%	301
109	55	28				56%	-83%	304
110						60%	-80%	307
111	56					63%	-77%	309
112						67%	-74%	312
113	57	29	15	8	4	71%	-71%	315
114						74%	-67%	318
115	58					77%	-63%	321
116						80%	-60%	323
117	59	30				83%	-56%	326
118						86%	-51%	329
119	60					88%	-47%	332
120						90%	-43%	335
121	61	31	16			92%	-38%	338
122						94%	-34%	340
123	62					96%	-29%	343
124						97%	-24%	346
125	63	32				98%	-20%	349
126						99%	-15%	352

## 表 7-2. Relative Current and Step Directions (continued)

1/32 STEP	1/16 STEP	1/8 STEP	1/4 STEP	1/2 STEP	FULL STEP 70%	WINDING CURRENT A	WINDING CURRENT B	ELECTRICAL ANGLE
127	64					100%	-10%	354
128						100%	-5%	357

#### 7.3.6 nRESET, nENBL and nSLEEP Operation

The nRESET pin, when driven active low, resets internal logic, and resets the step table to the home position. It also disables the H-bridge drivers. The STEP input is ignored while nRESET is active.

The nENBL pin is used to control the output drivers and enable or disable operation of the indexer. When nENBL is low, the output H-bridges are enabled, and rising edges on the STEP pin are recognized. When nENBL is high, the H-bridges are disabled, the outputs are in a high-impedance state, and the STEP input is ignored.

Driving nSLEEP low puts the device into a low-power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, the V3P3OUT regulator is disabled, and all internal clocks are stopped. In this state, all inputs are ignored until nSLEEP returns high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before applying a STEP input, to allow the internal circuitry to stabilize.

The nRESET and nENBL pins have internal pulldown resistors of 100 kΩ. The nSLEEP pin has an internal pulldown resistor of 1 M $\Omega$ .

#### 7.3.7 Protection Circuits

The DRV8824 is protected against undervoltage, overcurrent, and overtemperature events.

#### 7.3.7.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The device remains disabled until either nRESET pin is applied, nSLEEP is toggled low and high, or VMx is removed and re-applied.

Overcurrent conditions on both high and low side devices, that is, a short to ground, supply, or across the motor winding, all result in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, and is independent of the I<sub>SENSE</sub> resistor value or xVREF voltage.

#### 7.3.7.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. After the die temperature has fallen to a safe level, operation automatically resumes.

#### 7.3.7.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VMx pins falls below the UVLO threshold voltage, all circuitry in the device will be disabled and internal logic will be reset. Operation resumes when V<sub>(VMx)</sub> rises above the UVLO threshold.

#### 7.4 Device Functional Modes

#### 7.4.1 STEP/DIR Interface

The STEP/DIR interface provides a simple method for advancing through the indexer table. For each rising edge on the STEP pin, the indexer travels to the next state in the table. The direction it moves in the table is determined by the input to the DIR pin. The signals applied to the STEP and DIR pins should not violate the timing diagram specified in 3 6-1.

#### 7.4.2 Microstepping

The microstepping indexer allows for a variety of stepping configurations. The state of the indexer is determined by the configuration of the three MODE pins (refer to 表 7-1 for configuration options). The DRV8824 supports full step up to 1/32 microstepping.



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **8.1 Application Information**

The DRV8824 is used in bipolar stepper control. The microstepping motor driver provides additional precision and a smooth rotation from the stepper motor. The following design is a common application of the DRV8824.

## 8.2 Typical Application




図 8-1. Typical Application Diagram

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 8.2.1 Design Requirements

表 8-1 gives design input parameters for system design.

表 8-1. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VMx	24 V
Motor winding resistance	R <sub>L</sub>	1.0 Ω/phase
Motor winding inductance	LL	3.5 mH/phase
Motor full step angle	$\theta_{step}$	1.8°/step
Target microstepping level	n <sub>m</sub>	8 microsteps per step
Target motor speed	V	120 rpm
Target full-scale current	I <sub>FS</sub>	1.25 A

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8824 requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency  $f_{\text{step}}$  must be applied to the STEP pin.

If the target motor startup speed is too high, the motor will not spin. Make sure that the motor can support the target speed or implement an acceleration profile to bring the motor up to speed.

For a desired motor speed (v), microstepping level ( $n_m$ ), and motor full step angle ( $\theta_{step}$ ),

$$f_{\text{step}} \text{ (}\mu\text{steps / sec ond)} = \frac{v \left(\frac{\text{rotations}}{\text{minute}}\right) \times 360 \left(\frac{\circ}{\text{rotation}}\right) \times n_{\text{m}} \left(\frac{\mu\text{steps}}{\text{step}}\right)}{60 \left(\frac{\text{sec onds}}{\text{minute}}\right) \times \theta_{\text{step}} \left(\frac{\circ}{\text{step}}\right)}$$
(2)

$$f_{\text{step}} \text{ (}\mu\text{steps / sec ond)} = \frac{120 \left(\frac{\text{rotations}}{\text{minute}}\right) \times 360 \left(\frac{\circ}{\text{rotation}}\right) \times 8 \left(\frac{\mu\text{steps}}{\text{step}}\right)}{60 \left(\frac{\text{sec onds}}{\text{minute}}\right) \times 1.8 \left(\frac{\circ}{\text{step}}\right)}$$
(3)

 $\theta_{\text{step}}$  can be found in the stepper motor data sheet or written on the motor itself.

For the DRV8824, the microstepping level is set by the MODE pins and can be any of the settings in  $\gtrsim$  7-1. Higher microstepping will mean a smoother motor motion and less audible noise, but will increase switching losses and require a higher  $f_{\text{step}}$  to achieve the same motor speed.

#### 8.2.2.2 Current Regulation

In a stepper motor, the set full-scale current ( $I_{FS}$ ) is the maximum current driven through either winding. This quantity depends on the xVREF analog voltage and the sense resistor value ( $R_{SENSE}$ ). During stepping,  $I_{FS}$  defines the current chopping threshold ( $I_{TRIP}$ ) for the maximum current step. The gain of DRV8824 is set for 5 V/V.

$$I_{FS}(A) = \frac{xVREF(V)}{A_v \times R_{SENSE}(\Omega)} = \frac{xVREF(V)}{5 \times R_{SENSE}(\Omega)}$$
(4)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback


To achieve  $I_{FS}$  = 1.25 A with  $R_{SENSE}$  of 0.4  $\Omega$ , xVREF should be 2.5 V.

#### 8.2.2.3 Decay Modes

The DRV8824 supports three different decay modes: slow decay, fast decay, and mixed decay. The current through the motor windings is regulated using a fixed-frequency PWM scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold (I<sub>TRIP</sub>), the DRV8824 will place the winding in one of the three decay modes until the PWM cycle has expired. Afterward, a new drive phase starts.

The blanking time,  $t_{BLANK}$ , defines the minimum drive time for the current chopping.  $I_{TRIP}$  is ignored during  $t_{BLANK}$ , so the winding current may overshoot the trip level.

#### 8.2.3 Application Curves



## **Power Supply Recommendations**

The DRV8824 is designed to operate from an input voltage supply  $(V_{(VMx)})$  range between 8.2 and 45 V. Two 0.01- $\mu$ F ceramic capacitors rated for VMx must be placed as close as possible to the VMA and VMB pins respectively (one on each pin). In addition to the local decoupling caps, additional bulk capacitance is required and must be sized accordingly to the application requirements.

#### 9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. It depends on a variety of factors including:

- Type of power supply
- · Acceptable supply voltage ripple
- · Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- · Motor braking method

The inductance between the power supply and motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. The designer must size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate-sized bulk capacitor.




図 9-1. Example Setup of Motor Drive System With External Power Supply

# 9.2 Power Supply and Logic Sequencing

There is no specific sequence for powering-up the DRV8824. It is okay for digital input signals to be present before VMx is applied. After VMx is applied to the DRV8824, it begins operation based on the status of the control pins.



## 9 Layout

## 9.1 Layout Guidelines

The VMA and VMB pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of  $0.01~\mu F$  rated for VMx. This capacitor should be placed as close to the VMA and VMB pins as possible with a thick trace or ground plane connection to the device GND pin.


The VMA and VMB pins must be bypassed to ground using a bulk capacitor. This component may be an electrolytic. If VMA and VMB are connected to the same board net, a single bulk capacitor is sufficient.

A low-ESR ceramic capacitor must be placed in between the CP1 and CP2 pins. TI recommends a value of 0.01 µF rated for VMA and VMB. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed in between the VMA and VCP pins. TI recommends a value of 0.1  $\mu$ F rated for 16 V. Place this component as close to the pins as possible. Also, an optional 1-M $\Omega$  resistor may be placed between VCP and VMA to accelerate discharge of the VCP capacitor.

Bypass V3P3 to ground with a ceramic capacitor rated 6.3 V. Place this bypassing capacitor as close to the pin as possible.

## 9.2 Layout Example



☑ 9-1. Layout Recommendation

## 9.3 Thermal Considerations

The DRV8824 has TSD, as described in セクション 7.3.7.2. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 9.4 Power Dissipation

Power dissipation in the DRV8824 is dominated by the power dissipated in the output FET resistance, or  $R_{DS(ON)}$ . Average power dissipation when running a stepper motor can be roughly estimated by  $\pm 5$ .

$$P_{TOT} = 4 \times R_{DS(ON)} \times (I_{OUT(RMS)})^{2}$$
(5)

#### where

- P<sub>TOT</sub> is the total power dissipation
- R<sub>DS(ON)</sub> is the resistance of each FET
- I<sub>OUT(RMS)</sub> is the RMS output current being applied to each winding

 $I_{OUT(RMS)}$  is equal to the approximately 0.7× the full-scale output current setting. The factor of 4 comes from the fact that there are two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that  $R_{DS(ON)}$  increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

## 9.5 Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, PowerPAD™ Thermally Enhanced Package and TI application brief SLMA004, PowerPAD™ Made Easy, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated. It can be seen that the heatsink effectiveness increases rapidly to about 20 cm<sup>2</sup>, then levels off somewhat for larger areas.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



# 10 Device and Documentation Support

# **10.1 Community Resources**

#### 10.2 Trademarks

PowerPAD™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DRV8824

www.ti.com 6-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
DRV8824PWP	Obsolete	Production	HTSSOP (PWP)   28	-	-	Call TI	Call TI	-40 to 85	DRV8824
DRV8824PWPR	Active	Production	HTSSOP (PWP)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8824
DRV8824PWPR.A	Active	Production	HTSSOP (PWP)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8824
DRV8824PWPR.B	Active	Production	HTSSOP (PWP)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8824
DRV8824RHDR	Active	Production	VQFN (RHD)   28	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8824
DRV8824RHDR.A	Active	Production	VQFN (RHD)   28	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8824
DRV8824RHDR.B	Active	Production	VQFN (RHD)   28	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8824
DRV8824RHDT	Obsolete	Production	VQFN (RHD)   28	-	-	Call TI	Call TI	-40 to 85	DRV8824

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 6-Dec-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DRV8824:

Automotive : DRV8824-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Mar-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8824PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
DRV8824RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

www.ti.com 21-Mar-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8824PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
DRV8824RHDR	VQFN	RHD	28	3000	346.0	346.0	33.0

5 x 5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4.4 x 9.7, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月