DS26LV32AQML 3V Enhanced CMOS Quad Differential Line Receiver

Check for Samples: DS26LV32AQML

FEATURES

- **Comparable to Both TIA/EIA-422 and ITU-T V.11 Standards**
- **Low Power CMOS Design (30 mW typical)**
- **Interoperable with Existing 5V RS-422 Networks**
- **Receiver OPEN Input Failsafe Feature**
- **Pin Compatible with DS26C32AT**

DESCRIPTION

The DS26LV32A is a high speed quad differential CMOS receiver that is comparable to TIA/EIA-422-B and ITU-T V.11 standards, but with a specified common mode voltage range of -0.5V to +5.5V due to the lower operating supply voltage of 3.0V to 3.6V. The TRI-STATE enables, EN and $\overline{EN}$, allow the device to be active High or active Low. The enables are common to all four receivers. The receiver output (RO) is specified to be High when the inputs are left open. The receiver can detect signals as low as ±200mV over the common mode range of -0.5V to +5.5V. The receiver outputs (RO) are compatible with TTL and LVCMOS levels.

Connection Diagram

Figure 1. CLGA Package- Top View
See Package Number NAD0016A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings[1]

Supply Voltage (V_{CC})	7.0V
Common Mode Range (V_{CM})	±14V
Differential Input Voltage (V_{Diff})	±14V
Enable Input Voltage (V_I)	-0.5V to V_{CC}+0.5V
Storage Temperature Range (T_{Stg})	-65°C ≤ T_A ≤ +150°C
Lead Temperature (T_L) Soldering, 4 seconds	260°C
Maximum Power Dissipation +25°C [2]	1087mW
Thermal Resistance	
θ_{JA}	138°C/W
θ_{JC}	13.5°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not verify specific performance limits. For verified specifications and test conditions, see the Electrical Characteristics. The verified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
(2) Derate CERPAK 7.3mW/°C above +25°C.

Recommended Operating Conditions

Supply Voltage (v_{CC})	3.0V to 3.6V
Operating Temperature Range (T_A)	−55°C ≤ T_A ≤ +125°C

Table 1. Quality Conformance Inspection Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55

Product Folder Links: *DS26LV32AQML*

The header shows TI logo, DS26LV32AQML.

DS26LV32AQML Electrical Characteristics DC Parameters

Parameter		Test Conditions	Notes	Min	Max	Units	Sub-groups
V_{Th}	Minimum Differential Input Voltage	V_{CC} = 3.0/3.6V, V_O = V_{OH} or V_{OL}, -0.5V < V_{CM} < +5.5V		-200	+200	mV	1, 2, 3
R_I	Input Resistance	V_{CC} = 3.6V, -0.5V < V_{CM} < +5.5V, One input AC Gnd		5.0		KΩ	1, 2, 3
I_I	Input Current	V_{CC} = 3.6V, V_I = +5.5V Other Input = Gnd		0.0	+1.8	mA	1, 2, 3
		V_{CC} = 3.6V, V_I = -0.5V Other Input = Gnd		0.0	-1.8	mA	1, 2, 3
		V_{CC} = 0V, V_I = +5.5V Other Input = Gnd		0.0	+1.8	mA	1, 2, 3
		V_{CC} = 0V, V_I = -0.5V Other Input = Gnd		0.0	-1.8	mA	1, 2, 3
V_{OH}	Logical "1" Output Voltage	V_{CC} = 3.0V, V_{Diff} = +1V, I_O = -6.0mA		2.4		V	1, 2, 3
V_{OL}	Logical "0" Output Voltage	V_{CC} = 3.0V, V_{Diff} = -1V, I_O = 6.0mA			0.5	V	1, 2, 3
V_{IH}	Minimum Enable High Level Voltage		(1)	2.0		V	1, 2, 3
V_{IL}	Maximum Enable Low Level Voltage		(1)		0.8	V	1, 2, 3
I_{OZ}	Maximum TRI-STATE Output Leakage Current	V_{CC} = 3.6V, V_O = V_{CC} or Gnd Enable = V_{IL}, $\overline{Enable}$ = V_{IH}			±50	µA	1, 2, 3
I_{En}	Maximum Enable Input Current	V_{CC} = 3.6V, V_I = V_{CC} or Gnd			±1.0	µA	1, 2, 3
I_{CC}	Quiescent Power Supply Current	V_{CC} = 3.6V, No Load, En, $\overline{En}$ = V_{CC} or Gnd, -0.5V<V_{CM}<+5.5V			20	mA	1, 2, 3
I_{OS}	Output Short Circuit Current	V_{CC} = 3.0V/3.6V, V_O = 0V, V_{Diff} = +1V	(2)	-10	-70	mA	1, 2, 3

(1) Parameter tested Go-No-Go only.
(2) Short one output at a time to Gnd.

DS26LV32AQML Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified.
AC: V_{CC} = 3.0/3.6V, C_L = 50pF

Parameter		Test Conditions	Notes	Min	Max	Units	Sub-groups
t_{PLH}	Input to Output Propagation Delay	V_{CM} = 1.5V	(1)	6.0	45	nS	9, 10, 11
t_{PHL}	Input to Output Propagation Delay	V_{CM} = 1.5V	(1)	6.0	45	nS	9, 10, 11
t_{SK1}	Skew tpHLD-tpLHD (same channel)				6.0	nS	9, 10, 11
t_{SK2}	Pin to Pin Skew (Same device)				6.0	nS	9, 10, 11
t_{PLZ}	Output Disable Time	2KΩ to V_{CC}	(2)		50	nS	9, 10, 11
t_{PZL}	Output Enable Time	2KΩ to V_{CC}	(2)		50	nS	9, 10, 11
t_{PHZ}	Output Disable Time	2KΩ to Gnd	(2)		50	nS	9, 10, 11
t_{PZH}	Output Enable Time	2KΩ to Gnd	(2)		50	nS	9, 10, 11

(1) Generator waveform is specified as follows: f = 1MHz, Duty Cycle = 50%, Z_O = 50Ω, t_R = t_F ≤ 6nS. Receiver inputs = 1V to 2V with measure points equal to 1.5V on the inputs to 1/2 V_{CC} on the outputs.
(2) Generator waveform is specified as follows: f = 1MHz, Duty Cycle = 50%, Z_O = 50Ω, t_R = t_F ≤ 6nS. En/$\overline{En}$ inputs = 0V to 3V with measure points equal to 1.5V on the inputs, to 1/2 V_{CC} on the outputs for Z_L and Z_H, and (V_{OL} + 0.3V) for L_Z, and (V_{OH}.- 0.3V) for H_Z.

REVISION HISTORY

Released	Revision	Section	Originator	Changes
3/01/06	*	New Release, Corporate format	L. Lytle	1 MDS data sheet converted into one Corp. data sheet format. MNDS26LV32A-X Rev 0A0 will be archived.
4/15/2013	A		TIS	Changed layout of National Data Sheet to TI format

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9858501QFA	Active	Production	CFP (NAD) | 16	19 | TUBE	No	SNPB	Level-1-NA-UNLIM	-55 to 125	DS26LV32AW-QML Q 5962-98585 01QFA ACO 01QFA >T
DS26LV32AW-QML	Active	Production	CFP (NAD) | 16	19 | TUBE	No	SNPB	Level-1-NA-UNLIM	-55 to 125	DS26LV32AW-QML Q 5962-98585 01QFA ACO 01QFA >T
DS26LV32AW-QML.A	Active	Production	CFP (NAD) | 16	19 | TUBE	No	SNPB	Level-1-NA-UNLIM	-55 to 125	DS26LV32AW-QML Q 5962-98585 01QFA ACO 01QFA >T

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9858501QFA	NAD	CFP	16	19	502	23	9398	9.78
DS26LV32AW-QML	NAD	CFP	16	19	502	23	9398	9.78
DS26LV32AW-QML.A	NAD	CFP	16	19	502	23	9398	9.78

NAD0016A

.074 +.006 -.024

.045 .026

.39 MAX

.000 MIN TYP

16   9

8X .32±.01

.3 MAX GLASS

.250 +.025 -.005

PIN #1 ID NOTE 3

8X .32±.01

1   8

.006±.002 TYP NOTE 2

.010±.002

16X .017±.002 NOTE 2

14X .050±.005

DIMENSIONS ARE IN INCHES

W16A (Rev T)

IMPORTANT NOTICE AND DISCLAIMER