

## LM25574 42V、0.5A、降圧スイッチングレギュレータ

### 1 特長

- 75V、750mΩ、N チャンネル MOSFET を内蔵
- 非常に広い入力電圧範囲: 6V ~ 75V
- 最低 1.225V の調整可能な出力電圧
- 1.5% のフィードバックリファレンス精度
- 単一の抵抗を使用する場合、動作周波数を 50kHz ~ 500kHz の範囲で調整可能
- コントローラまたは周辺装置の周波数同期
- 可変ソフトスタート
- 電流モード制御アーキテクチャをエミュレート
- 広帯域幅のエラー アンプ
- 内蔵保護機能
- **WEBENCH® Power Designer** により、LM5574 を使用するカスタム設計を作成

### 2 アプリケーション

- 産業用

### 3 説明


LM25574 は、使いやすい降圧型レギュレータで、設計エンジニアは最小点数の部品を使用して、堅牢な電源を設計し最適化できます。LM25574 は 6V ~ 42V の入力電圧レンジで動作し、内蔵の 750mΩ N チャンネル MOSFET を使用して 0.5A の連続出力電流を供給します。このレギュレータはエミュレーション電流モード アーキテクチャを活用しているため、ラインレギュレーション、厳格な負荷過渡応答、容易なループ補償という固有の特性があり、電流モードレギュレータで一般的な、低いデューティサイクルの制限はありません。動作周波数は 50kHz ~ 1MHz の範囲で調整可能であり、サイズと効率の最適化を達成できます。EMI を低減するための周波数同期ピンがあり、LM(2)557x ファミリーに属する複数の IC で、自己同期または外部クロックへの同期を選択できます。LM25574 のサイクルごとの電流制限、短絡保護、サーマル シャットダウン、およびリモート シャットダウン機能により、堅牢性を備えています。このデバイスは、TSSOP-16 パッケージで供給されます。LM25574 は、さまざまな WEBENCH オンライン設計支援ツールに対応しています。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
LM25574	PW (TSSOP, 16)	5mm × 6.4mm

(1) 詳細については、[セクション 10](#) を参照してください。

(2) パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



アプリケーション概略回路図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>17</b>
<b>2 アプリケーション</b> .....	<b>1</b>	7.1 Application Information.....	17
<b>3 説明</b> .....	<b>1</b>	7.2 Typical Application.....	18
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Power Supply Recommendations.....	25
<b>5 Specifications</b> .....	<b>5</b>	7.4 Layout.....	26
5.1 Absolute Maximum Ratings.....	5	<b>8 Device and Documentation Support</b> .....	<b>28</b>
5.2 ESD Ratings.....	5	8.1 Device Support.....	28
5.3 Recommended Operating Conditions.....	5	8.2 ドキュメントの更新通知を受け取る方法.....	28
5.4 Thermal Information.....	5	8.3 サポート・リソース.....	28
5.5 Electrical Characteristics.....	6	8.4 Trademarks.....	28
5.6 Typical Characteristics.....	8	8.5 静電気放電に関する注意事項.....	28
<b>6 Detailed Description</b> .....	<b>10</b>	8.6 用語集.....	28
6.1 Overview.....	10	<b>9 Revision History</b> .....	<b>29</b>
6.2 Functional Block Diagram.....	10	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>29</b>
6.3 Feature Description.....	10		
6.4 Device Functional Modes.....	11		

## 4 Pin Configuration and Functions




図 4-1. PW Package 16-Pin TSSOP (Top View)

表 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	VCC	O	Output of the bias regulator	Vcc monitors Vin up to 9V. Beyond 9V, Vcc is regulated to 7V. A 0.1μF to 1μF ceramic decoupling capacitor is required. An external voltage (7.5V – 14V) can be applied to this pin to reduce internal power dissipation.
2	SD	I	Shutdown or UVLO input	If the SD pin voltage is less than 0.7V, the regulator is in a low power state. If the SD pin voltage is between 0.7V and 1.225V, the regulator is in standby mode. If the SD pin voltage is more than 1.225V, the regulator is operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5μA pullup current source configures the regulator fully operational.
3	Vin	I	Input supply voltage	Nominal operating range: 6V to 75V
4	SYNC	I	Oscillator synchronization input or output	The internal oscillator can be synchronized to an external clock with an external pulldown device. Multiple LM5574 devices can be synchronized together by connection of the SYNC pins.
5	COMP	O	Output of the internal error amplifier	The loop compensation network must be connected between this pin and the FB pin.
6	FB	I	Feedback signal from the regulated output	This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225V.
7	RT	I	Internal oscillator frequency set input	The internal oscillator is set with a single resistor connected between this pin and the AGND pin.
8	RAMP	O	Ramp control signal	An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control. Recommended capacitor range 50pF to 2000pF.
9	AGND	GND	Analog ground	Internal reference for the regulator control functions
10	SS	O	Soft-start	An external capacitor and an internal 10μA current source set the time constant for the rise of the error amp reference. The SS pin is held low during standby, Vcc UVLO, and thermal shutdown.
11	OUT	O	Output voltage connection	Connect directly to the regulated output voltage.
12	PGND	GND	Power ground	Low-side reference for the PRE switch and the IS sense resistor.

表 4-1. Pin Functions (続き)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
13	IS	I	Current sense	Current measurement connection for the re-circulating diode. An internal sense resistor and a sample and hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp.
14	SW	O	Switching node	The source terminal of the internal buck switch. The SW pin must be connected to the external Schottky diode and to the buck inductor.
15	PRE	O	Pre-charge assist for the bootstrap capacitor	This open-drain output can be connected to SW pin to help charging the bootstrap capacitor during very light load conditions or in applications where the output can be pre-charged before the LM5574 is enabled. An internal pre-charge MOSFET is turned on for 250ns each cycle just prior to the on-time interval of the buck switch.
16	BST	I	Boost input for bootstrap capacitor	An external capacitor is required between the BST and the SW pins. TI recommends a 0.022μF ceramic capacitor. The capacitor is charged from Vcc through an internal diode during the off-time of the buck switch.

(1) I = input, O = output, GND = ground

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

	MIN	MAX	UNIT
V <sub>IN</sub> to GND		45	V
BST to GND		60	V
PRE to GND		45	V
SW to GND (steady state)		-1.5	V
BST to V <sub>CC</sub>		45	V
SD, V <sub>CC</sub> to GND		14	V
BST to SW		14	V
OUT to GND	Limited	V <sub>in</sub>	V
SYNC, SS, FB, RAMP to GND		7	V
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military, aerospace specified devices are required, please contact the Texas Instruments Sales Office, Distributors for availability and specifications.

### 5.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge <sup>(3)</sup>	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process
- (3) The human-body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V <sub>IN</sub>	6	42	V
T <sub>J</sub> Operation junction temperature	-40	125	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LM5574	UNIT
		PW (TSSOP)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	95	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	32	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	55	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	54	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Electrical Characteristics

Specifications with standard typeface are for  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $R_T = 32.4\text{k}\Omega$  unless otherwise stated.<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STARTUP REGULATOR</b>						
$V_{CC}$ Reg	$V_{CC}$ Regulator Output		6.85	7.15	7.45	V
	$V_{CC}$ LDO Mode turn-off			9		V
	$V_{CC}$ Current Limit	$V_{CC} = 0\text{V}$ ,		25		mA
<b>VCC SUPPLY</b>						
	$V_{CC}$ UVLO Threshold	( $V_{CC}$ increasing).	5.03	5.35	5.67	V
	$V_{CC}$ Undervoltage Hysteresis			0.35		V
	Bias Current (lin)	FB = 1.3 V.		2	4.5	mA
	Shutdown Current (lin)	SD = 0 V.		48	85	$\mu\text{A}$
<b>SHUTDOWN THRESHOLDS</b>						
	Shutdown Threshold	(SD Increasing)	0.47	0.7	0.9	V
	Shutdown Hysteresis			0.1		V
	Standby Threshold	(Standby Increasing)	1.17	1.225	1.28	V
	Standby Hysteresis			0.1		V
	SD Pull-up Current Source			5		$\mu\text{A}$
<b>SWITCH CHARACTERISTICS</b>						
	Buck Switch $R_{ds(on)}$			750	1500	m $\Omega$
	BOOST UVLO			4		V
	BOOST UVLO Hysteresis			0.93		V
	Pre-charge Switch $R_{ds(on)}$			70		$\Omega$
	Pre-charge Switch on-time			250		ns
<b>CURRENT LIMIT</b>						
	Cycle by Cycle Current Limit	RAMP = 0 V	0.6	0.7	0.8	A
	Cycle by Cycle Current Limit Delay	RAMP = 2.5 V		75		ns
<b>SOFT-START</b>						
	SS Current Source		7	10	14	$\mu\text{A}$
<b>OSCILLATOR</b>						
	Frequency1		180	200	220	kHz
	Frequency2	$R_T = 11\text{k}\Omega$ .	425	485	525	kHz
	SYNC Source Impedance			11		k $\Omega$
	SYNC Sink Impedance			110		$\Omega$
	SYNC Threshold (falling)			1.3		V
	SYNC Frequency	$R_T = 11\text{k}\Omega$ .	550			kHz
	SYNC Pulse Width Minimum		15			ns
<b>RAMP GENERATOR</b>						
	Ramp Current 1	$V_{IN} = 36\text{V}$ , $V_{OUT} = 10\text{V}$ .	272	310	368	$\mu\text{A}$
	Ramp Current 2	$V_{IN} = 10\text{V}$ , $V_{OUT} = 10\text{V}$ .	36	50	64	$\mu\text{A}$
<b>PWM COMPARATOR</b>						
	Forced Off-time		416	500	575	ns
	Min On-time			80		ns
	COMP to PWM Comparator Offset			0.7		V
<b>ERROR AMPLIFIER</b>						
	Feedback Voltage	$V_{fb} = \text{COMP}$ .	1.207	1.225	1.243	$\mu\text{S}$
	FB Bias Current			10		nA
	DC Gain			70		dB
	COMP Sink / Source Current		3			mA
	Unity Gain Bandwidth			3		MHz


## 5.5 Electrical Characteristics (続き)

Specifications with standard typeface are for  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $R_T = 32.4\text{k}\Omega$  unless otherwise stated.<sup>(1)</sup>


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DIODE SENSE RESISTANCE</b>						
$D_{\text{SENSE}}$				250		m $\Omega$
<b>THERMAL SHUTDOWN</b>						
$T_{\text{sd}}$	Thermal Shutdown Threshold			165		$^\circ\text{C}$
	Thermal Shutdown hysteresis			25		$^\circ\text{C}$

- (1) Min and Max limits are 100% production tested at  $25^\circ\text{C}$ . Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instruments' Average Outgoing Quality Level (AOQL).

## 5.6 Typical Characteristics




5-1. Oscillator Frequency vs  $R_T$




$F_{OSC} = 200kHz$

5-2. Oscillator Frequency vs Temperature




5-3. Soft Start Current vs Temperature




$V_{IN} = 12V$

5-4.  $V_{CC}$  vs  $I_{CC}$



$R_L = 7 k\Omega$

5-5.  $V_{CC}$  vs  $V_{IN}$



$A_{VCL} = 101$

5-6. Error Amplifier Gain and Phase

## 5.6 Typical Characteristics (continued)




図 5-7. Demoboard Efficiency vs I<sub>OUT</sub> and V<sub>IN</sub>


## 6 Detailed Description

### 6.1 Overview

The LM25574 switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates a 42-V N-channel buck switch with an output current capability of 0.5 Amps. The regulator control method is based on current mode control using an emulated current ramp. Peak current mode control provides inherent line voltage feed-forward, cycle-by-cycle current limiting, and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. An oscillator synchronization pin allows multiple LM25574 regulators to self synchronize or be synchronized to an external clock. The output voltage can be set as low as 1.225 V. Fault protection features include, current limiting, thermal shutdown and remote shutdown capability. The device is available in the TSSOP-16 package.

The functional block diagram and typical application of the LM25574 are shown in [セクション 6.2](#). The LM25574 can be applied in numerous applications to efficiently step-down a high, unregulated input voltage. The device is an excellent choice for telecom, industrial and automotive power bus voltage ranges.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

#### 6.3.1 High Voltage Start-Up Regulator

The LM25574 contains a dual-mode internal high voltage startup regulator that provides the Vcc bias supply for the PWM controller and boot-strap MOSFET gate driver. The input pin (VIN) can be connected directly to the input voltage, as high as 42 Volts. For input voltages below 9 V, a low dropout switch connects Vcc directly to Vin. In this supply range, Vcc is approximately equal to Vin. For Vin voltage greater than 9 V, the low dropout switch is disabled and the Vcc regulator is enabled to maintain Vcc at approximately 7 V. The wide operating range of 6 V to 42 V is achieved through the use of this dual mode regulator.

The output of the Vcc regulator is current limited to 25 mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the Vcc UVLO threshold of 5.35 V and the SD pin is greater than 1.225 V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until Vcc falls below 5 V or the SD pin falls below 1.125 V.

An auxiliary supply voltage can be applied to the Vcc pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3 V, the internal regulator essentially shuts off, reducing the IC power dissipation. The Vcc regulator series pass transistor includes a diode between Vcc and Vin that must not be forward biased in normal operation. Therefore, the auxiliary Vcc voltage must never exceed the Vin voltage.

In high voltage applications extra care must be taken to make sure the VIN pin does not exceed the absolute maximum voltage rating of 45 V. During line or load transients, voltage ringing on the Vin line that exceeds the absolute maximum ratings can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.




図 6-1. Vin and Vcc Sequencing

## 6.4 Device Functional Modes

### 6.4.1 Shutdown and Standby Mode

The LM25574 contains a dual level Shutdown (SD) circuit. When the SD pin voltage is below 0.7 V, the regulator is in a low current shutdown mode. When the SD pin voltage is greater than 0.7 V but less than 1.225 V, the regulator is in standby mode. In standby mode the Vcc regulator is active but the output switch is disabled. When the SD pin voltage exceeds 1.225 V, the output switch is enabled and normal operation begins. An internal 5  $\mu$ A pullup current source configures the regulator to be fully operational if the SD pin is left open.

An external set-point voltage divider from VIN to GND can be used to set the operational input range of the regulator. The divider must be designed such that the voltage at the SD pin is greater than 1.225 V when Vin is in the desired operating range. The internal 5  $\mu$ A pullup current source must be included in calculations of the external set-point divider. Hysteresis of 0.1 V is included for both the shutdown and standby thresholds. The SD pin is internally clamped with a 1 k $\Omega$  resistor and an 8 V Zener clamp. The voltage at the SD pin must never exceed 14 V. If the voltage at the SD pin exceeds 8 V, the bias current increases at a rate of 1 mA/V.

The SD pin can also be used to implement various remote enable and disable functions. Pulling the SD pin below the 0.7 V threshold totally disables the controller. If the SD pin voltage is above 1.225 V the regulator is operational.

### 6.4.2 Oscillator and Sync Capability

The LM25574 oscillator frequency is set by a single external resistor connected between the RT pin and the AGND pin. The  $R_T$  resistor must be located very close to the device and connected directly to the pins of the IC

(RT and AGND). To set a desired oscillator frequency (F), the necessary value for the RT resistor can be calculated 式 1:

$$R_T = \frac{\frac{1}{F} - 580 \times 10^{-9}}{135 \times 10^{-12}} \quad (1)$$

The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be of higher frequency than the free-running frequency set by the RT resistor. A clock circuit with an open drain output is the recommended interface from the external clock to the SYNC pin. The clock pulse duration must be greater than 15ns.




图 6-2. Sync from External Clock





图 6-3. Sync from Multiple Devices

Multiple LM25574 devices can be synchronized together simply by connecting the SYNC pins together. In this configuration, all of the devices are synchronized to the highest frequency device. The diagram in 图 6-4 illustrates the SYNC input, output features of the LM25574. The internal oscillator circuit drives the SYNC pin with a strong pulldown and weak pullup inverter. When the SYNC pin is pulled low either by the internal oscillator or an external clock, the ramp cycle of the oscillator is terminated and a new oscillator cycle begins. Thus, if the SYNC pins of several LM25574 ICs are connected together, the IC with the highest internal clock frequency pulls the connected SYNC pins low first and terminate the oscillator ramp cycles of the other ICs. The LM25574 with the highest programmed clock frequency serve as the Controller and control the switching frequency of the all the devices with lower oscillator frequency.




**6-4. Simplified Oscillator Block Diagram and SYNC I/O Circuit**

### 6.4.3 Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.225 V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network, as illustrated in [セクション 6.2](#). This network creates a pole at DC, a zero and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

### 6.4.4 Ramp Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement can introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulse width. In applications where the input voltage can be relatively large in comparison to the output voltage, controlling small pulse widths and duty cycles is necessary for regulation. The LM25574 uses a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements; a sample and hold DC level and an emulated current ramp.




図 6-5. Composition of Current Sense Signal

The sample and hold DC level illustrated in 図 6-5 is derived from a measurement of the re-circulating Schottky diode anode current. The re-circulating diode anode must be connected to the IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample and hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the  $V_{in}$  and  $V_{out}$  voltages per 式 2:

$$I_{RAMP} = (10\mu \times (V_{in} - V_{out})) + 50\mu A \quad (2)$$

Proper selection of the RAMP capacitor depends upon the selected value of the output inductor. The value of  $C_{RAMP}$  can be selected from:  $C_{RAMP} = L \times 5 \times 10^{-6}$ , where  $L$  is the value of the output inductor in Henrys. With this value, the scale factor of the emulated current ramp is approximately equal to the scale factor of the DC level sample and hold (2.0V / A). The  $C_{RAMP}$  capacitor must be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

For duty cycles greater than 50%, peak current mode control circuits are subject to sub-harmonic oscillation. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 50  $\mu A$  of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some high output voltage, high duty cycle applications, additional slope can be required. In these applications, a pullup resistor can be added between the  $V_{CC}$  and RAMP pins to increase the ramp slope compensation.


For  $V_{OUT} > 7.5V$ :

Calculate optimal slope current,  $I_{OS} = V_{OUT} \times 10\mu A/V$ .

For example, at  $V_{OUT} = 10V$ ,  $I_{OS} = 100\mu A$ .

Install a resistor from the RAMP pin to  $V_{CC}$ :

$$R_{RAMP} = V_{CC} / (I_{OS} - 50\mu A)$$



**6-6.  $R_{RAMP}$  to  $V_{CC}$  for  $V_{OUT} > 7.5V$**

#### 6.4.5 Maximum Duty Cycle and Input Drop-out Voltage

There is a forced off-time of 500 ns implemented each cycle to specify sufficient time for the diode current to be sampled. This forced off-time limits the maximum duty cycle of the buck switch. The maximum duty cycle varies with the operating frequency.

$$D_{MAX} = 1 - F_s \times 500 \text{ ns} \quad (3)$$

Where  $F_s$  is the oscillator frequency. Limiting the maximum duty cycle raises the input dropout voltage. The input dropout voltage is the lowest input voltage required to maintain regulation of the output voltage. An approximation of the input dropout voltage is:

$$V_{in_{MIN}} = \frac{V_{out} + V_D}{1 - F_s \times 500 \text{ ns}} \quad (4)$$

Where  $V_D$  is the voltage drop across the re-circulatory diode. Operating at high switching frequency raises the minimum input voltage necessary to maintain regulation.

#### 6.4.6 Current Limit

The LM25574 contains a unique current monitoring scheme for control and overcurrent protection. When set correctly, the emulated current sense signal provides a signal which is proportional to the buck switch current with a scale factor of 2.0 V / A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.4 V (0.7A) the present current cycle is terminated (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage the switch current can overshoot due to the propagation delay of the current limit comparator. If an overshoot occurs, the diode current sampling circuit detects the excess inductor current during the off-time of the buck switch. If the sample and hold DC level exceeds the 1.4 V current limit threshold, the buck switch is disabled and skip pulses until the diode current sampling circuit detects the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation because the inductor current is forced to decay following any current overshoot.

#### 6.4.7 Soft-Start

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The internal soft-start current source, set to 10  $\mu$ A, gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the reference input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.

In the event a fault is detected (over-temperature,  $V_{cc}$  UVLO, SD) the soft-start capacitor is discharged. When the fault condition is no longer present a new soft-start sequence commences.

#### 6.4.8 Boost Pin

The LM25574 integrates an N-Channel buck switch and associated floating high voltage level shift / gate driver. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. TI recommends a 0.022  $\mu$ F ceramic capacitor connected with short traces between the BST pin and SW pin.

During the off-time of the buck switch, the SW pin voltage is approximately  $-0.5\text{ V}$  and the bootstrap capacitor is charged from  $V_{cc}$  through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch is forced off each cycle for 500ns to make sure that the bootstrap capacitor is recharged.

Under very light load conditions or when the output voltage is pre-charged, the SW voltage does not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW pin rises, the bootstrap capacitor does not receive sufficient voltage to operate the buck switch gate driver. For these applications, the PRE pin can be connected to the SW pin to pre-charge the bootstrap capacitor. The internal pre-charge MOSFET and diode connected between the PRE pin and PGND turns on each cycle for 250ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current flows through the pre-charge MOSFET/diode.

#### **6.4.9 Thermal Protection**

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at  $165^{\circ}\text{C}$ , the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

The LM25574 is a step-down DC/DC converter, typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 0.5A. The following design procedure can be used to select components for the LM25574.





図 7-1. LM25574 Reference Schematic

## 7.2 Typical Application

### 7.2.1 Typical Schematic for High Frequency (1MHz) Application



### 7.2.2 Design Requirements

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in [Table 7-1](#). The circuit shown in [Functional Block Diagram](#) is configured for the following specifications:

- $V_{OUT} = 5\text{ V}$
- $V_{IN} = 7\text{ V to } 42\text{ V}$
- $F_s = 300\text{ kHz}$
- Minimum load current (for CCM) = 100 mA
- Maximum load current = 0.5 A

### 7.2.3 Detailed Design Procedure

#### 7.2.3.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM25574 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 7.2.3.2 External Components

The procedure for calculating the external components is shown with the following design example. The following table lists the bill of materials for this design.

**表 7-1. 5V, 0.5A Demo Board Bill of Materials**

ITEM	PART NUMBER	DESCRIPTION	VALUE
C 1	C3225X7R2A105M	CAPACITOR, CER, TDK	1μ, 100V
C 2	OPEN	NOT USED	
C 3	C0805A471K1GAC	CAPACITOR, CER, KEMET	470p, 100V
C 4	C2012X7R2A103K	CAPACITOR, CER, TDK	0.01μ, 100V
C 5	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022μ, 100V
C 6	OPEN	NOT USED	
C 7	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022μ, 100V
C 8	C2012X7R1C474M	CAPACITOR, CER, TDK	0.47μ, 16V
C 9	C3225X7R1C226M	CAPACITOR, CER, TDK	22μ, 16V
D 1	CMSH2-100M	DIODE, 100V, CENTRAL	
L 1	DR74-101	INDUCTOR, COOPER	100μH
R 1	OPEN	NOT USED	
R 2	OPEN	NOT USED	
R 3	CRCW08052102F	RESISTOR	21kΩ
R 4	CRCW08052492F	RESISTOR	24.9kΩ
R 5	CRCW08055111F	RESISTOR	5.11kΩ
R 6	CRCW08051651F	RESISTOR	1.65kΩ
U 1	LM5574	REGULATOR, TEXAS INSTRUMENTS	

### 7.2.3.3 R<sub>T</sub> -R<sub>T</sub> Resistor


R<sub>T</sub> sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 300 kHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of R<sub>T</sub> for 300 kHz switching frequency can be calculated in 式 5:

$$R_T = \frac{[(1 / 300 \times 10^3) - 580 \times 10^{-9}]}{135 \times 10^{-12}} \quad (5)$$

The nearest standard value of 21 kΩ was chosen for R<sub>T</sub>.

### 7.2.3.4 L1-Inductor

The inductor value is determined based on the operating frequency, load current, ripple current, and the minimum and maximum input voltage ( $V_{IN(min)}$ ,  $V_{IN(max)}$ ).



**7-2. Inductor Current Waveform**

To keep the circuit in continuous conduction mode (CCM), the maximum ripple current  $I_{RIPPLE}$  must be less than twice the minimum load current, or 0.2 A-p-p. Using this value of ripple current, the value of inductor ( $L1$ ) is calculated using the following:

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{RIPPLE} \times F_S \times V_{IN(max)}} \quad (6)$$

$$L1 = \frac{5V \times (42V - 5V)}{0.2A \times 300 \text{ kHz} \times 42V} = 73 \mu\text{H} \quad (7)$$

This procedure provides a guide to select the value of  $L1$ . The nearest standard value ( $100\mu\text{H}$ ) is used.  $L1$  must be rated for the peak current ( $I_{PK+}$ ) to prevent saturation. During normal loading conditions, the peak current occurs at maximum load current plus maximum ripple. During an overload condition the peak current is limited to 0.7A nominal (0.85A maximum). The selected inductor (see 式 7) has a conservative 1.0 Amp saturation current rating. For this manufacturer, the saturation rating is defined as the current necessary for the inductance to reduce by 30%, at 20°C.

### 7.2.3.5 C3 ( $C_{RAMP}$ )

With the inductor value selected, the value of  $C3$  ( $C_{RAMP}$ ) necessary for the emulation ramp circuit is:

$$C_{RAMP} = L \times 5 \times 10^{-6} \quad (8)$$

Where  $L$  is in Henrys

With  $L1$  selected for  $100\mu\text{H}$ , the recommended value for  $C3$  is  $470\text{pF}$  (nearest standard value).

### 7.2.3.6 C9-Output Capacitor

The output capacitor,  $C9$ , smooths the inductor ripple current and provides a source of charge for transient loading conditions. For this design a  $22 \mu\text{F}$  ceramic capacitor was selected. The ceramic capacitor provides ultra low ESR to reduce the output ripple voltage and noise spikes. An approximation for the output ripple voltage is:

$$\Delta V_{OUT} = \Delta I_L \times \left( \text{ESR} + \frac{1}{8 \times F_S \times C_{OUT}} \right) \quad (9)$$

### 7.2.3.7 C1-Input Capacitor

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the  $V_{IN}$  pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the  $V_{IN}$  pin steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turn-off. The average current into

V<sub>IN</sub> during the on-time is the load current. The input capacitance must be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is  $I_{RMS} > I_{OUT} / 2$ .

Quality ceramic capacitors with a low ESR must be selected for the input filter. To allow for capacitor tolerances and voltage effects, one 1.0 μF, 100 V ceramic capacitor is used. If step input voltage transients are expected near the maximum rating of the LM25574, a careful evaluation of ringing and possible spikes at the device V<sub>IN</sub> pin must be completed. An additional damping network or input voltage clamp can be required in these cases.

#### 7.2.3.8 C8- V<sub>CC</sub> Capacitor

The capacitor at the V<sub>CC</sub> pin provides noise filtering and stability for the V<sub>CC</sub> regulator. The recommended value of C8 must be no smaller than 0.1 μF, and must be a good quality, low ESR, ceramic capacitor. A value of 0.47 μF was selected for this design.

#### 7.2.3.9 C7- BST capacitor

The bootstrap capacitor between the BST and the SW pins supplies the gate current to charge the buck switch gate at turn-on. The recommended value of C7 is 0.022 μF, and must be a good quality, low ESR, ceramic capacitor.

#### 7.2.3.10 C4 - SS Capacitor

The capacitor at the SS pin determines the soft-start time, that is the time for the reference voltage and the output voltage, to reach the final regulated value. The time is determined from 式 10:

$$t_{ss} = \frac{C4 \times 1.225V}{10 \mu A} \quad (10)$$

For this application, a C4 value of 0.01μF was chosen which corresponds to a soft-start time of 1ms.

#### 7.2.3.11 R5, R6 - Feedback Resistor

R5 and R6 set the output voltage level Use 式 11 to calculate the ratio of these resistors:

$$R5/R6 = (V_{OUT} / 1.225V) - 1 \quad (11)$$

For a 5 V output, the R5 and R6 ratio calculates to 3.082. The resistors must be chosen from standard value resistors, a good starting point is selection in the range of 1.0 kΩ – 10 kΩ. Values of 5.11 kΩ for R5, and 1.65 kΩ for R6 were selected.

#### 7.2.3.12 R1, R2, C2 - SD Pin Components

A voltage divider can be connected to the SD pin to set a minimum operating voltage V<sub>IN(min)</sub> for the regulator. If this feature is required, the easiest approach to select the divider resistor values is to select a value for R1 (between 10 kΩ and 100 kΩ recommended) then calculate R2 from 式 12:

$$R2 = 1.225 \times \left( \frac{R1}{V_{IN(min)} + (5 \times 10^{-6} \times R1) - 1.225} \right) \quad (12)$$

Capacitor C2 provides filtering for the divider. The voltage at the SD pin must never exceed 8 V, when using an external set-point divider, clamping the SD pin at high input voltage conditions can be necessary. The reference design uses the full range of the LM25574 (6 V to 42 V); therefore these components can be omitted. With the SD pin open circuit, the LM25574 responds after the V<sub>CC</sub> UVLO threshold is satisfied.

#### 7.2.3.13 R4, C5, C6 - Compensation Components

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components, R4 and C5. The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM25574 is as follows:

$$\text{DC Gain}_{(\text{MOD})} = G_{\text{m}(\text{MOD})} \times R_{\text{LOAD}} = 0.5 \times R_{\text{LOAD}} \quad (13)$$


The dominant low frequency pole of the modulator is determined by the load resistance ( $R_{\text{LOAD}}$ ) and output capacitance ( $C_{\text{OUT}}$ ). The corner frequency of this pole is:

$$f_{\text{p}(\text{MOD})} = 1 / (2\pi R_{\text{LOAD}} C_{\text{OUT}}) \quad (14)$$

For  $R_{\text{LOAD}} = 20\Omega$  and  $C_{\text{OUT}} = 22\mu\text{F}$  then  $f_{\text{p}(\text{MOD})} = 362\text{Hz}$

$$\text{DC Gain}_{(\text{MOD})} = 0.5 \times 20 = 20\text{dB}$$


For the design example of [セクション 6.2](#) the following modulator gain vs. frequency characteristic was measured as shown in [図 7-3](#).



**図 7-3. Gain and Phase of Modulator  $R_{\text{LOAD}} = 20 \text{ Ohms}$  and  $C_{\text{OUT}} = 22\mu\text{F}$**


Components R4 and C5 configure the error amplifier as a type II configuration which has a pole at DC and a zero at  $f_z = 1 / (2\pi R4 C5)$ . The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

For the design example, a target loop bandwidth (crossover frequency) of 25kHz was selected. The compensation network zero ( $f_z$ ) must be selected at least an order of magnitude less than the target crossover frequency. This requirement constrains the product of R4 and C5 for a desired compensation network zero  $1 / (2\pi R4 C5)$  to be less than 2 kHz. Increasing R4, while proportionally decreasing C5, increases the error amp gain. Conversely, decreasing R4 while proportionally increasing C5, decreases the error amp gain. For the design example C5 was selected for 0.022  $\mu\text{F}$  and R4 was selected for 24.9 k $\Omega$ . These values configure the compensation network zero at 290 Hz. The error amp gain at frequencies greater than  $f_z$  is:  $R4 / R5$ , which is approximately 5 (14dB).



**図 7-4. Error Amplifier Gain and Phase**

The overall loop can be predicted as the sum (in dB) of the modulator gain and the error amp gain.



**図 7-5. Overall Loop Gain and Phase**

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response. C6 can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of C6 must be sufficiently small because the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by C6 is:  $f_{p2} = f_z \times C5 / C6$ .

#### 7.2.3.14 Bias Power Dissipation Reduction

Buck regulators operating with high input voltage can dissipate an appreciable amount of power for the bias of the IC. The  $V_{CC}$  regulator must step-down the input voltage  $V_{IN}$  to a nominal  $V_{CC}$  level of 7V. The large voltage drop across the  $V_{CC}$  regulator translates into a large power dissipation within the  $V_{CC}$  regulator. There are several techniques that can significantly reduce this bias regulator power dissipation. 図 7-6 and 図 7-7 depict two methods to bias the IC from the output voltage. In each case the internal  $V_{CC}$  regulator is used to initially bias the  $V_{CC}$  pin. After the output voltage is established, the  $V_{CC}$  pin potential is raised above the nominal 7 V

regulation level, which effectively disables the internal  $V_{CC}$  regulator. The voltage applied to the VCC pin must never exceed 14 V. The  $V_{CC}$  voltage must never be larger than the  $V_{IN}$  voltage.




図 7-6. VCC Bias from VOUT for  $8V < V_{OUT} < 14V$






図 7-7. VCC Bias with Additional Winding on the Output Inductor

### 7.2.4 Application Curves

The following characteristics apply to the circuit shown in [Figure 7-1](#). These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply: VIN = 24V, TA = 25°C.




**Figure 7-8. DCM Steady State Ripple**



**Figure 7-9. CCM Steady State Ripple**



**Figure 7-10. Load Regulation**



**Figure 7-11. Start-Up Operation**

### 7.3 Power Supply Recommendations

The characteristics of the input supply must be compatible with the specifications found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with the following equation

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (15)$$

Where

$\eta$  is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kinds of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of 20 $\mu$ F to 100 $\mu$ F is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. [The AN-2162 Simple Success With Conducted EMI From DC/DC Converters application note](#) provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a snap-back characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

## 7.4 Layout

### 7.4.1 Layout Guidelines

#### 7.4.1.1 PCB Layout and Thermal Considerations

The circuit in [セクション 6.2](#) serves as both a block diagram of the LM25574 and a typical application board schematic for the LM25574. In a buck regulator there are two loops where currents are switched very fast. The first loop starts from the input capacitors, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the regulator IS pins, to the diode anode, to the inductor and then out to the load. Minimizing the loop area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation. TI recommends a ground plane in the PC board as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the regulator. Connect all of the low power ground connections ( $C_{SS}$ ,  $R_T$ ,  $C_{RAMP}$ ) directly to the regulator AGND pin. Connect the AGND and PGND pins together through the topside copper trace. Place several vias in this trace to the ground plane.

The two highest power dissipating components are the re-circulating diode and the LM25574 regulator IC. The easiest method to determine the power dissipated within the LM25574 is to measure the total conversion losses ( $P_{in} - P_{out}$ ) then subtract the power losses in the Schottky diode, output inductor and snubber resistor. An approximation for the Schottky diode loss is  $P = (1 - D) \times I_{out} \times V_{fwd}$ . An approximation for the output inductor power is  $P = I_{OUT}^2 \times R \times 1.1$ , where R is the DC resistance of the inductor and the 1.1 factor is an approximation for the AC losses. If a snubber is used, an approximation for the damping resistor power dissipation is  $P = V_{in}^2 \times F_{sw} \times C_{snub}$ , where  $F_{sw}$  is the switching frequency and  $C_{snub}$  is the snubber capacitor.

The most significant variables that affect the power dissipated by the LM25574 are the output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The operating frequency of the LM25574 evaluation board has been designed for 300 kHz. When operating at 0.5 A output current with a 42 V input the power dissipation of the LM25574 regulator is approximately 0.36 W.

The junction-to-ambient thermal resistance of the LM25574 varies with the application. The most significant variables are the area of copper in the PC board, and the amount of forced air cooling provided. The junction-to-ambient thermal resistance of the LM25574 mounted in the evaluation board varies from 90°C/W with no airflow to 60°C/W with 900 LFM (Linear Feet per Minute). With a 25°C ambient temperature and no airflow, the predicted junction temperature for the LM25574 is  $25 + (90 \times 0.36) = 57^\circ\text{C}$ . If the evaluation board is operated at 0.5 A output current, 42 V input voltage and high ambient temperature for a prolonged period of time the thermal shutdown protection within the IC can activate. The IC turns off allowing the junction to cool, followed by restart with the soft-start capacitor reset to zero.

### 7.4.2 Layout Example




図 7-12. Component Side




図 7-13. Solder Side




図 7-14. Silkscreen

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Developmental Support

##### 8.1.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM25574 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision H (August 2017) to Revision I (April 2025)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
古い用語を使用している箇所をすべてコントローラとターゲットに変更.....	1
WEBENCH のリンクを追加.....	1
Added TYPE column in the <i>Pin Configuration and Functions</i> section.....	3
Added Charged-device model (CDM) spec to the <i>ESD Ratings</i> table.....	5
Changed Bias Current (Iin) from 3.7mA to 2mA.....	6
Changed Shutdown Current (Iin) from 57uA to 48uA.....	6
Changed BOOST UVLO Hysteresis from 0.56V to 0.93V.....	6
Changed FB Bias Current from 17nA to 10nA.....	6
Updated the <i>Application Information</i> section to comply with current TI format by moving sections into the <i>Detailed Design Procedure</i> section.....	17
Added the <i>Design Requirements</i> section.....	18
Added the <i>Application Curves</i> section.....	25
Added the <i>Power Supply Recommendations</i> section.....	25

Changes from Revision G (April 2013) to Revision H (August 2017)	Page
「アプリケーションと実装」セクション「製品情報」表、「ピン構成」および「機能」セクション、「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション.....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的のみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LM25574MT/NOPB</a>	Active	Production	TSSOP (PW)   16	92   TUBE	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MT/NOPB.A	Active	Production	TSSOP (PW)   16	92   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MT/NOPB.B	Active	Production	TSSOP (PW)   16	92   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT
<a href="#">LM25574MTX/NOPB</a>	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MTX/NOPB.A	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MTX/NOPB.B	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LM25574 :**

- Automotive : [LM25574-Q1](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM25574MTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LM25574MTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM25574MTX/NOPB	TSSOP	PW	16	2500	353.0	353.0	32.0
LM25574MTX/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM25574MT/NOPB	PW	TSSOP	16	92	530	10.2	3600	3.5
LM25574MT/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574MT/NOPB.A	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574MT/NOPB.A	PW	TSSOP	16	92	530	10.2	3600	3.5
LM25574MT/NOPB.B	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574MT/NOPB.B	PW	TSSOP	16	92	530	10.2	3600	3.5



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月