

LMV7219 7ns、2.7V～5Vレール・ツー・レール出力のコンパレータ

1 特長

- ($V_S = 5V$ 、 $T_A = 25^\circ C$ 、特記ない限り標準値)
- 伝搬遅延: 7ns
- 低い消費電流: 1.1mA
- 入力同相電圧範囲をグラウンドの200mV下まで拡張
- 2.7Vおよび5Vの単一電源アプリケーションに最適
- 内部的なヒステリシスによりクリーンなスイッチングを保証
- 短い立ち上がりおよび立ち下がり時間: 1.3ns
- 省スペースのパッケージで供給: SC-70およびSOT-23
- 105°CのPCB温度に対応

2 アプリケーション

- 携帯用およびバッテリー駆動のシステム
- スキャナ
- セット・トップ・ボックス
- 高速差動ライン・レシーバ
- ウィンドウ・コンパレータ
- ゼロクロス検出器
- 高速サンプリング回路

3 概要

LMV7219は、内部ヒステリシス付きで低消費電力の高速コンパレータです。LMV7219は2.7V～5Vの電圧範囲で動作し、プッシュプルレール・ツー・レール出力を行います。このデバイスは伝搬遅延が7nsで、5Vの電源電圧からわずか1.1mAしか消費しません。

LMV7219の入力の同相電圧範囲は、グラウンドよりも200mV下まで拡大されているため、グラウンド・センシングが可能です。内部的なヒステリシスにより、入力信号がゆっくりと変化する場合でも、出力のクリーンな遷移が保証されます。


LMV7219はSC-70およびSOT-23パッケージで供給され、小さなサイズと低消費電力が重要なシステムに理想的です。

製品情報⁽¹⁾

| 型番 | パッケージ | 本体サイズ(公称) |
|---------|------------|---------------|
| LMV7219 | SC-70 (5) | 2.00mm×1.25mm |
| | SOT-23 (5) | 2.88mm×1.60mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

標準アプリケーション



Copyright © 2016, Texas Instruments Incorporated



目次

| | | | | | |
|-----|--|----|------|---------------------------------------|----|
| 1 | 特長 | 1 | 7.3 | Feature Description | 11 |
| 2 | アプリケーション | 1 | 7.4 | Device Functional Modes | 11 |
| 3 | 概要 | 1 | 8 | Application and Implementation | 12 |
| 4 | 改訂履歴 | 2 | 8.1 | Application Information | 12 |
| 5 | Pin Configuration and Functions | 3 | 8.2 | Typical Application | 12 |
| 6 | Specifications | 4 | 9 | Power Supply Recommendations | 16 |
| 6.1 | Absolute Maximum Ratings | 4 | 10 | Layout | 16 |
| 6.2 | ESD Ratings | 4 | 10.1 | Layout Guidelines | 16 |
| 6.3 | Recommended Operating Conditions | 4 | 10.2 | Layout Example | 17 |
| 6.4 | Thermal Information | 4 | 11 | デバイスおよびドキュメントのサポート | 18 |
| 6.5 | Electrical Characteristics 2.7 V | 5 | 11.1 | ドキュメントのサポート | 18 |
| 6.6 | Electrical Characteristics 5 V | 6 | 11.2 | ドキュメントの更新通知を受け取る方法 | 18 |
| 6.7 | Typical Performance Characteristics | 8 | 11.3 | コミュニティ・リソース | 18 |
| 7 | Detailed Description | 11 | 11.4 | 商標 | 18 |
| 7.1 | Overview | 11 | 11.5 | 静電気放電に関する注意事項 | 18 |
| 7.2 | Functional Block Diagram | 11 | 12 | メカニカル、パッケージ、および注文情報 | 18 |

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Revision H (April 2016) から Revision I に変更 | | Page |
|--|-------|------|
| • 「特長」一覧に「105°CのPCB温度に対応」を追加 | | 1 |
| • Changed Operating Temperature to Ambient Temperature | | 4 |
| • Added Junction Temperature of 125 °C | | 4 |
| • Added PCB Temperature of 105 °C | | 4 |
| • Added $T_{PCB} \leq 105^{\circ}C$ throughout Electrical Tables | | 5 |


| Revision G (January 2015) から Revision H に変更 | | Page |
|---|-------|------|
| • Changed "Infrared or Convection (20 sec)" from 235 °C | | 4 |
| • Added thermal data for SOT23 and SC70 packages | | 4 |

| Revision F (April 2013) から Revision G に変更 | | Page |
|--|-------|------|
| • 「製品情報」表、「ピン構成と機能」、「仕様」、「アプリケーションと実装」、「電源に関する推奨事項」、「レイアウト」、「デバイスおよびドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」の各セクションを追加、更新、または名前を変更 | | 1 |
| • Changed from "transient response" to "eliminate possible output chatter" in <i>Circuit Layout and Bypassing</i> | | 16 |

| Revision E (March 2013) から Revision F に変更 | | Page |
|---|-------|------|
| • ナショナルセミコンダクターのデータシートのレイアウトをTIフォーマットに変更 | | 1 |

5 Pin Configuration and Functions

5-Pin SC-70 and SOT-23
Packages DCK and DBV
(Top View)



Pin Functions

| PIN | | I/O | DESCRIPTION |
|--------|----------------|-----|---------------------|
| NUMBER | NAME | | |
| 1 | OUT | O | Output |
| 2 | V ⁻ | I | Negative Supply |
| 3 | +IN | I | Non-inverting input |
| 4 | -IN | I | Inverting input |
| 5 | V ⁺ | I | Positive Supply |

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

| | | MIN | MAX | UNIT |
|---|---------------------------------|--|-----|------|
| Differential input voltage | | ± Supply Voltage | | |
| Output short circuit duration | | See ⁽³⁾ | | |
| Supply voltage (V ⁺ - V ⁻) | | 5.5 | | V |
| Soldering information | Infrared or Convection (20 sec) | 260 | | °C |
| | Wave Soldering (10 sec) | 260 (lead temp) | | °C |
| Voltage at input/output pins | | (V ⁺) + 0.4 (V ⁻) - 0.4 | | V |
| Current at input pin ⁽⁴⁾ | | ±10 | | mA |
| Maximum junction temperature | | 150 | | °C |
| Storage temperature | | -65 | 150 | °C |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely affect reliability.
- (4) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

6.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±150 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±150 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | MAX | UNIT |
|--|-----|-----|------|
| Supply voltages (V ⁺ - V ⁻) | 2.7 | 5 | V |
| Ambient Temperature ⁽¹⁾ | -40 | +85 | °C |
| Junction Temperature | | 125 | °C |
| PCB Temperature | | 105 | °C |

- (1) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A)/R_{θJA}. All numbers apply for packages soldered directly into a PC board.

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | LMV7219 | LMV7219 | UNIT |
|-------------------------------|--|-------------|------------|------|
| | | DBV (SOT23) | DCK (SC70) | |
| | | 5 PINS | 5 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 209 | 296 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 170 | 132 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 68 | 76 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 52 | 8.6 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

Thermal Information (continued)

| THERMAL METRIC ⁽¹⁾ | | LMV7219 | LMV7219 | UNIT |
|-------------------------------|--|-------------|------------|------|
| | | DBV (SOT23) | DCK (SC70) | |
| | | 5 PINS | 5 PINS | |
| ψ_{JB} | Junction-to-board characterization parameter | 68 | 75 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | °C/W |

6.5 Electrical Characteristics 2.7 V

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V_{CM} = V^+/2$, $V^+ = 2.7\text{ V}$, $V^- = 0\text{ V}$, $C_L = 10\text{ pF}$ and $R_L > 1\text{ M}\Omega$ to V^- .

| PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX ⁽²⁾ | UNIT | |
|--------------|------------------------------------|--|--|--------------------|--------------------|------|-----------------|
| V_{OS} | Input offset voltage | | | 1 | 6 | mV | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | 8 | | |
| I_B | Input bias current | | | 450 | 950 | nA | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | 2000 | | |
| I_{OS} | Input offset current | | | 50 | 200 | nA | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | 400 | | |
| CMRR | Common mode rejection ratio | $0\text{ V} < V_{CM} < 1.50\text{ V}$ | | 62 | 85 | dB | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 55 | | |
| PSRR | Power supply rejection ratio | $V^+ = 2.7\text{ V}$ to 5 V | | 65 | 85 | dB | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 55 | | |
| V_{CM} | Input common-voltage range | CMRR > 50 dB | | $V_{CC} - 1.2$ | $V_{CC} - 1$ | V | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | $V_{CC} - 1.3$ | | |
| | | | | | -0.2 | | -0.1 |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | | 0 |
| V_O | Output swing high | $I_L = 4\text{ mA}$, $V_{ID} = 500\text{ mV}$ | | $V_{CC} - 0.3$ | $V_{CC} - 0.22$ | V | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | $V_{CC} - 0.4$ | | |
| | | | | | $V_{CC} - 0.05$ | | $V_{CC} - 0.02$ |
| | Output swing low | $I_L = 0.4\text{ mA}$, $V_{ID} = 500\text{ mV}$ | | $V_{CC} - 0.05$ | $V_{CC} - 0.02$ | mV | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | $V_{CC} - 0.15$ | | |
| | | | | | | | |
| I_{SC} | Output short circuit current | $I_L = -4\text{ mA}$, $V_{ID} = -500\text{ mV}$ | | 130 | 200 | mV | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 300 | | |
| | | | | | 15 | | 50 |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 150 | | |
| I_{SC} | Output short circuit current | Sourcing, $V_O = 0\text{ V}$ ⁽³⁾ | | 20 | | mA | |
| | | | Sinking, $V_O = 2.7\text{ V}$ ⁽³⁾ | | 20 | | |
| I_S | Supply current | No Load | | 0.9 | 1.6 | mA | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | | 2.2 |
| V_{HYST} | Input hysteresis voltage | See ⁽⁴⁾ | | 7 | | mV | |
| V_{TRIP}^* | Input referred positive trip point | (see Figure 19) | | 3 | 8 | mV | |

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C . Output currents in excess of $\pm 30\text{ mA}$ over long term may adversely affect reliability.

(4) The LMV7219 comparator has internal hysteresis. The trip points are the input voltage needed to change the output state in each direction. The offset voltage is defined as the average of V_{trip}^+ and V_{trip}^- , while the hysteresis voltage is the difference of these two.

Electrical Characteristics 2.7 V (continued)

 Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V_{CM} = V^+/2$, $V^+ = 2.7\text{ V}$, $V^- = 0\text{ V}$, $C_L = 10\text{ pF}$ and $R_L > 1\text{ M}\Omega$ to V^- .

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX ⁽²⁾ | UNIT |
|--------------|--|---|--------------------|--------------------|------|
| V_{TRIP^-} | Input referred negative trip point (see Figure 19) | -8 | -4 | | mV |
| t_{PD} | Propagation delay | Overdrive = 5 mV, $V_{CM} = 0\text{ V}$ ⁽⁵⁾ | | 12 | ns |
| | | Overdrive = 15 mV, $V_{CM} = 0\text{ V}$ ⁽⁵⁾ | | 11 | |
| | | Overdrive = 50 mV, $V_{CM} = 0\text{ V}$ ⁽⁵⁾ | | 10 20 | |
| t_{SKEW} | Propagation delay skew | See ⁽⁶⁾ | | 1 | ns |
| t_r | Output rise time | 10% to 90% | | 2.5 | ns |
| t_f | Output fall time | 90% to 10% | | 2 | ns |

 (5) Propagation delay measurements made with 100 mV steps. Overdrive is measured relative to V_{TRIP^-} .

 (6) Propagation Delay Skew is defined as absolute value of the difference between $t_{PD,LH}$ and $t_{PD,H}$.

6.6 Electrical Characteristics 5 V

 Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V_{CM} = V^+/2$, $V^+ = 5\text{ V}$, $V^- = 0\text{ V}$, $C_L = 10\text{ pF}$ and $R_L > 1\text{ M}\Omega$ to V^- .

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX ⁽²⁾ | UNIT | |
|------------------|---|--|--|--------------------|-----------|-----------------|
| V_{OS} | Input offset voltage | | | 1 6 | mV | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 8 | | |
| I_B | Input bias current | | | 500 950 | nA | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 2000 | | |
| I_{OS} | Input offset current | | | 50 200 | nA | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 400 | | |
| CMRR | Common mode rejection ratio | $0\text{ V} < V_{CM} < 3.8\text{ V}$ | | | 65 85 | dB |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 55 | |
| PSRR | Power supply rejection ratio | $V^+ = 2.7\text{ V}$ to 5 V | | | 65 85 | dB |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 55 | |
| V_{CM} | Input common-mode voltage range | CMRR > 50 dB | $V_{CC} - 1.2$ $V_{CC} - 1$ | | V | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | $V_{CC} - 1.3$ |
| | | | | | -0.2 -0.1 | V |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 0 | |
| V_O | Output swing high | $I_L = 4\text{ mA}$, $V_{ID} = 500\text{ mV}$ | $V_{CC} - 0.2$ $V_{CC} - 0.13$ | | V | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | $V_{CC} - 0.3$ |
| | Output swing low | $I_L = 0.4\text{ mA}$, $V_{ID} = 500\text{ mV}$ | $V_{CC} - 0.05$ $V_{CC} - 0.02$ | | mV | |
| | | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | | $V_{CC} - 0.15$ |
| Output swing low | $I_L = -4\text{ mA}$, $V_{ID} = -500\text{ mV}$ | | | 80 180 | mV | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 280 | | |
| | | $I_L = -0.4\text{ mA}$, $V_{ID} = -500\text{ mV}$ | | 10 50 | | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 150 | | |

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

Electrical Characteristics 5 V (continued)

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V_{CM} = V^+/2$, $V^+ = 5\text{ V}$, $V^- = 0\text{ V}$, $C_L = 10\text{ pF}$ and $R_L > 1\text{ M}\Omega$ to V^- .

| PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX ⁽²⁾ | UNIT |
|---|---|---|--------------------|--------------------|------|
| I_{SC} Output short circuit current | Sourcing, $V_O = 0\text{ V}$ ⁽³⁾ | | 30 | 68 | mA |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | 20 | | |
| | Sinking, $V_O = 5\text{ V}$ ⁽³⁾ | | 30 | 65 | |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | 20 | | |
| I_S Supply current | No Load | | 1.1 | 1.8 | mA |
| | | $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$ and $T_{PCB} \leq 105^\circ\text{C}$ | | 2.4 | |
| V_{HYST} Input hysteresis voltage | See ⁽⁴⁾ | | 7.5 | | mV |
| V_{Trip}^+ Input referred positive trip point | (See Figure 19) | | 3.5 | 8 | mV |
| V_{Trip}^- Input referred negative trip point | (See Figure 19) | -8 | -4 | | mV |
| t_{PD} Propagation delay | Overdrive = 5 mV, $V_{CM} = 0\text{ V}$ ⁽⁵⁾ | | 9 | | ns |
| | Overdrive = 15 mV, $V_{CM} = 0\text{ V}$ ⁽⁵⁾ | | 8 | 20 | |
| | Overdrive = 50 mV, $V_{CM} = 0\text{ V}$ ⁽⁵⁾ | | 7 | 19 | |
| t_{SKEW} Propagation delay skew | See ⁽⁶⁾ | | 0.4 | | ns |
| t_r Output rise time | 10% to 90% | | 1.3 | | ns |
| t_f Output fall time | 90% to 10% | | 1.25 | | ns |

- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C . Output currents in excess of $\pm 30\text{ mA}$ over long term may adversely affect reliability.
- (4) The LMV7219 comparator has internal hysteresis. The trip points are the input voltage needed to change the output state in each direction. The offset voltage is defined as the average of V_{Trip}^+ and V_{Trip}^- , while the hysteresis voltage is the difference of these two.
- (5) Propagation delay measurements made with 100 mV steps. Overdrive is measured relative to V_{Trip} .
- (6) Propagation Delay Skew is defined as absolute value of the difference between $t_{PD LH}$ and $t_{PD HL}$.

LMV7219

JAJ5665I – APRIL 2000 – REVISED JUNE 2016

www.ti.com

6.7 Typical Performance Characteristics

Unless otherwise specified, $V_S = 5\text{ V}$, $C_L = 10\text{ pF}$, $T_A = 25^\circ\text{C}$



Figure 1. Supply Current vs. Supply Voltage



Figure 2. V_{OS} vs. Supply Voltage



Figure 3. Input Offset and Trip Voltage vs. Supply Voltage




Figure 4. Sourcing Current vs. Output Voltage



Figure 5. Sourcing Current vs. Output Voltage



Figure 6. Sinking Current vs. Output Voltage

Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = 5\text{ V}$, $C_L = 10\text{ pF}$, $T_A = 25^\circ\text{C}$



Figure 7. Sinking Current vs. Output Voltage




Figure 8. Propagation Delay vs. Temperature




Figure 9. Propagation Delay vs. Temperature




Figure 10. Propagation Delay vs. Capacitive Load




Figure 11. Propagation Delay vs. Input Overdrive



Figure 12. Propagation Delay (t_{PD})

Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = 5\text{ V}$, $C_L = 10\text{ pF}$, $T_A = 25^\circ\text{C}$




7 Detailed Description

7.1 Overview

LMV7219 is a single supply comparator with internal hysteresis, 7 ns of propagation delay and only 1.1 mA of supply current.

The LMV7219 has a typical input common mode voltage range of -0.2 V below the ground to 1 V below V_{CC} . The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device. If either of the input signals falls below the negative common mode limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on, resulting in an increase of input bias current.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

If one of the inputs goes above the positive common mode limit, the output will still maintain the correct logic level as long as the other input stays within the common mode range. However, the propagation delay will increase. When both inputs are outside the common mode voltage range, current saturation occurs in the input stage, and the output becomes unpredictable.

7.4 Device Functional Modes

The propagation delay does not increase significantly with large differential input voltages. However, large differential voltages greater than the supply voltage should be avoided to prevent damages to the input stage.

The LMV7219 has a push-pull output. When the output switches, there is a direct path between V_{CC} and ground, causing high output sinking or sourcing current during the transition. After the transition, the output current decreases and the supply current settles back to about 1.1 mA at 5 V, thus conserving power consumption.

Most high-speed comparators oscillate when the voltage of one of the inputs is close to or equal to the voltage on the other input due to noise or undesirable feedback. The LMV7219 has 7 mV of internal hysteresis to counter parasitic effects and noise. The hysteresis does not change significantly with the supply voltages and the common mode input voltages as reflected in the specification table.

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following section explains in detail how to manipulate the hysteresis voltage of the LMV7219. Detailed expressions are provided along with practical considerations for designing hysteresis.

8.2 Typical Application

Figure 14 shows the typical method of adding external hysteresis to a comparator. The positive feedback is responsible for shifting the comparator trip point depending on the state of the output.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Additional Hysteresis

8.2.1 Design Requirements

The internal hysteresis creates two trip points, one for the rising input voltage and one for the falling input voltage, as shown in Figure 19. The difference between the trip points is the hysteresis. With internal hysteresis, when the comparator's input voltages are equal, the hysteresis effectively causes one comparator-input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The fixed internal hysteresis eliminates these resistors.

8.2.2 Detailed Design Procedure

8.2.2.1 Additional Hysteresis

If additional hysteresis is desired, this can be done with the addition of three resistors using positive feedback, as shown in Figure 14. The positive feedback method slows the comparator response time. Calculate the resistor values as follows:

1. Select R3. The current through R3 should be greater than the input bias current to minimize errors. The current through R3 (I_F) at the trip point is $(V_{REF} - V_{OUT}) / R3$. Consider the two possible output states when solving for R3, and use the smaller of the two resulting resistor values. The two formulas are:

$$R3 = V_{REF} / I_F \quad (1)$$

When $V_{OUT} = 0$:

Typical Application (continued)

$$R3 = V_{CC} - V_{REF} / I_F \tag{2}$$

When $V_{OUT} = V_{CC}$:

2. Choose a hysteresis band required (V_{HB}).
3. Calculate R1, where $R1 = R3 \times (V_{HB}/V_{CC})$
4. Choose the trip point for V_{IN} rising. This is the threshold voltage (V_{THR}) at which the comparator switches from low to high as V_{IN} rises about the trip point.
5. Calculate R2 as follows:

$$R_2 = \frac{1}{\left(\frac{V_{THR}}{V_{REF} \times R_1}\right) - \frac{1}{R_1} - \frac{1}{R_3}} \tag{3}$$

6. Verify the trip voltage and hysteresis as follows:

$$V_{IN} \text{ rising: } V_{THR} = V_{REF} \times R_1 \times \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right)$$


$$V_{IN} \text{ falling: } V_{THF} = V_{THR} - \left(\frac{R_1 \times V_{CC}}{R_3}\right)$$

$$\text{Hysteresis} = V_{THR} - V_{THF} \tag{4}$$

This method is recommended for additional hysteresis of up to a few hundred millivolts. Beyond that, the impedance of R3 is low enough to affect the bias string and adjustment of R1 may be also required.

8.2.2.2 Zero-Crossing Detector

The inverting input is connected to ground and the non-inverting input is connected to 100mVp-p signal. As the signal at the non-inverting input crosses 0 V, the comparator's output Changes State.




Copyright © 2016, Texas Instruments Incorporated

Figure 15. Zero-Crossing Detector

8.2.2.3 Threshold Detector

Instead of tying the inverting input to 0 V, the inverting input can be tied to a reference voltage. The non-inverting input is connected to the input. As the input passes the V_{REF} threshold, the comparator's output changes state.

Typical Application (continued)




Copyright © 2016, Texas Instruments Incorporated

Figure 16. Threshold Detector

8.2.2.4 Crystal Oscillator

A simple crystal oscillator using the LMV7219 is shown in [Figure 17](#). Resistors R1 and R2 set the bias point at the comparator's non-inverting input. Resistors R3, R4 and C1 sets the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and to a lesser extent by the comparator offset.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Crystal Oscillator

8.2.2.5 IR Receiver

The LMV7219 is an ideal candidate to be used as an infrared receiver. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across RD. When this voltage level cross the voltage applied by the voltage divider to the inverting input, the output transitions.


Typical Application (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 18. IR Receiver

8.2.3 Application Curve



Copyright © 2016, Texas Instruments Incorporated

Figure 19. Input and Output Waveforms, Non-Inverting Input Varied

9 Power Supply Recommendations

The LMV7219 can operate off a single supply or with dual supplies as long as the input CM voltage range (V_{CM}) has the required headroom to the positive rail $V+$. The input range extends to slightly below $V-$ voltage. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

10 Layout

10.1 Layout Guidelines

10.1.1 Circuit Layout and Bypassing

The LMV7219 requires high-speed layout. Follow these layout guidelines:

1. Power supply bypassing is critical, and will improve stability and eliminate possible output chatter. A decoupling capacitor such as 0.1- μ F ceramic should be placed as close as possible to V^+ pin (and to $V-$ pin if used with dual supplies) as shown in [Figure 20](#). An additional 2.2- μ F tantalum capacitor may be required for extra noise reduction.
2. Keep all leads short to reduce stray capacitance and lead inductance. It will also minimize unwanted parasitic feedback around the comparator.
3. The device should be soldered directly to the PC board instead of using a socket.
4. Use a PC board with a good, unbroken low inductance ground plane as shown in [Figure 20](#). Make sure ground paths are low-impedance, especially where heavier currents are flowing.
5. Input traces should be kept away from output traces. This can be achieved by running a topside ground plane between the output and inputs.
6. Run the ground trace under the device up to the bypass capacitor to shield the inputs from the outputs.
7. To prevent parasitic feedback when input signals are slow-moving, a small capacitor of 1000 pF or less can be placed between the inputs. It can also help eliminate oscillations in the transition region. However, this capacitor can cause some degradation to t_{pd} when the source impedance is low.

10.2 Layout Example




Figure 20. SOT-23 Board Layout Example

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『ハンダ付けの絶対最大定格』(SNOA549)
- 『半導体およびICパッケージの熱指標』(SPRA953)

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| LMV7219M5 | Obsolete | Production | SOT-23 (DBV) 5 | - | - | Call TI | Call TI | -40 to 85 | C14A |
| LMV7219M5/NOPB | Active | Production | SOT-23 (DBV) 5 | 1000 SMALL T&R | Yes | Call TI Sn Nipdau | Level-1-260C-UNLIM | -40 to 85 | C14A |
| LMV7219M5/NOPB.A | Active | Production | SOT-23 (DBV) 5 | 1000 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | C14A |
| LMV7219M5X | Obsolete | Production | SOT-23 (DBV) 5 | - | - | Call TI | Call TI | -40 to 85 | C14A |
| LMV7219M5X/NOPB | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | C14A |
| LMV7219M5X/NOPB.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | C14A |
| LMV7219M7 | Obsolete | Production | SC70 (DCK) 5 | - | - | Call TI | Call TI | -40 to 85 | C15 |
| LMV7219M7/NOPB | Active | Production | SC70 (DCK) 5 | 1000 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | C15 |
| LMV7219M7/NOPB.A | Active | Production | SC70 (DCK) 5 | 1000 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | C15 |
| LMV7219M7X/NOPB | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | C15 |
| LMV7219M7X/NOPB.A | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | C15 |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMV7219M5/NOPB | SOT-23 | DBV | 5 | 1000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LMV7219M5/NOPB | SOT-23 | DBV | 5 | 1000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LMV7219M5X/NOPB | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LMV7219M5X/NOPB | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LMV7219M7/NOPB | SC70 | DCK | 5 | 1000 | 178.0 | 8.4 | 2.25 | 2.45 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV7219M7X/NOPB | SC70 | DCK | 5 | 3000 | 178.0 | 8.4 | 2.25 | 2.45 | 1.2 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMV7219M5/NOPB | SOT-23 | DBV | 5 | 1000 | 210.0 | 185.0 | 35.0 |
| LMV7219M5/NOPB | SOT-23 | DBV | 5 | 1000 | 208.0 | 191.0 | 35.0 |
| LMV7219M5X/NOPB | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| LMV7219M5X/NOPB | SOT-23 | DBV | 5 | 3000 | 208.0 | 191.0 | 35.0 |
| LMV7219M7/NOPB | SC70 | DCK | 5 | 1000 | 208.0 | 191.0 | 35.0 |
| LMV7219M7X/NOPB | SC70 | DCK | 5 | 3000 | 208.0 | 191.0 | 35.0 |

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- Reference JEDEC MO-178.
- Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月