

# LMV7235/LMV7239 75ns、超低消費電力、低電圧、レール・ツー・レール入力コンパレータ、オープン・ドレインプッシュプル出力付き

## 1 特長

- $V_S=5V$ 、 $T_A=25^\circ C$ (特記ない限り標準値)
- 伝搬遅延: 75ns
- 低い消費電力: 65 $\mu A$
- レール・ツー・レール入力
- オープン・ドレイン/プッシュプル出力
- 2.7Vおよび5Vの単一電源アプリケーションに最適
- 省スペース・パッケージで供給:
  - 5ピンSOT-23
  - 5ピンSC70

## 2 アプリケーション

- 携帯用およびバッテリー駆動のシステム
- セット・トップ・ボックス
- 高速差動ライン・レシーバ
- ウィンドウ・コンパレータ
- ゼロクロス検出器
- 高速サンプリング回路

## 3 概要

LMV7235/LMV7239は超低消費電力、低電圧の75nsコンパレータです。2.7V~5.5Vの電源電圧範囲で動作するように設計されており、伝搬遅延は75ns、5Vでの消費電流はわずか65 $\mu A$ です。

LMV7235/LMV7239の同相電圧範囲は両電源電圧を超えています。入力同相電圧範囲がグランドより200mV下、正電源より200mV上まで拡大しているため、グランドおよび電源センシングが可能です。

LMV7235はオープン・ドレイン出力を特長としており、外付け抵抗を接続することにより、コンパレータの出力をレベル・シフトとして使用できます。

LMV7239はプッシュプル出力段を備えており、これにより外付けプルアップ抵抗なしで動作できます。


LMV7235/LMV7239は5ピンのSC70および5ピンのSOT-23パッケージで供給され、小型で低消費電力であることが重視されるシステムに最適です。

### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
LMV7235/LMV7239	SOT-23 (5)	2.90mm×1.60mm
	SC70 (5)	2.00mm×1.25mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

消費電流と電源電圧との関係



伝搬遅延とオーバードライブ



## 目次

<b>1</b>	<b>特長</b> .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>15</b>
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	8.1	Application Information .....	15
<b>3</b>	<b>概要</b> .....	<b>1</b>	8.2	Typical Applications .....	15
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>18</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>10</b>	<b>Layout</b> .....	<b>19</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	10.1	Layout Guidelines .....	19
6.1	Absolute Maximum Ratings .....	4	10.2	Layout Example .....	19
6.2	ESD Ratings .....	4	<b>11</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>20</b>
6.3	Recommended Operating Conditions .....	4	11.1	デバイス・サポート .....	20
6.4	Thermal Information .....	4	11.2	ドキュメントのサポート .....	20
6.5	Electrical Characteristics, 2.7 V .....	5	11.3	関連リンク .....	20
6.6	Electrical Characteristics, 5 V .....	6	11.4	ドキュメントの更新通知を受け取る方法 .....	20
6.7	Typical Characteristics .....	7	11.5	コミュニティ・リソース .....	20
<b>7</b>	<b>Detailed Description</b> .....	<b>10</b>	11.6	商標 .....	20
7.1	Overview .....	10	11.7	静電気放電に関する注意事項 .....	20
7.2	Functional Block Diagram .....	10	11.8	Glossary .....	20
7.3	Feature Description .....	10	<b>12</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>21</b>
7.4	Device Functional Modes .....	11			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision N (April 2015) から Revision O に変更

**Page**

•	LMV7239-Q1車載用デバイスをスタンドアロン・データシート(SNOSD85)に移動 .....	<b>1</b>
•	Added minimum values for the input offset voltage in the <i>Electrical Characteristics, 2.7 V</i> table .....	<b>5</b>
•	Changed the input offset voltage typical value at room temperature from 0.8 to $\pm 0.8$ in the <i>Electrical Characteristics, 2.7 V</i> table .....	<b>5</b>
•	Added minimum values for the input offset voltage in the <i>Electrical Characteristics, 5 V</i> table .....	<b>6</b>
•	Changed the input offset voltage typical value at room temperature from 1 to $\pm 1$ in the <i>Electrical Characteristics, 5 V</i> table .....	<b>6</b>

### Revision M (February 2013) から Revision N に変更

**Page**

•	次のセクションを追加、更新、または名称変更: 製品情報の表、「ピン構成および機能」、「仕様」、「詳細説明」、「レイアウト」、「デバイスおよびドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」 .....	<b>1</b>
---	--	----------


### Revision L (February 2013) から Revision M に変更

**Page**

•	National SemiconductorデータシートのレイアウトをTI形式に変更 .....	<b>1</b>
---	--	----------

## 5 Pin Configuration and Functions

**DBV and DGK Package  
5-Pin SC70 and SOT-23  
Top View**



**Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME		
1	$V_{OUT}$	O	Output
2	$V^-$	P	Negative Supply
3	IN+	I	Noninverting Input
4	IN-	I	Inverting Input
5	$V^+$	P	Positive Supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Differential Input Voltage		± Supply Voltage	V
Output Short Circuit Duration		See <sup>(2)</sup>	
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )		6	V
<b>SOLDERING INFORMATION</b>			
Infrared or Convection (20 sec)		235	°C
Wave Soldering (10 sec)		260 (lead temp)	°C
Voltage at Input/Output Pins		(V <sup>+</sup> ) +0.3, (V <sup>-</sup> ) -0.3	V
Current at Input Pin <sup>(3)</sup>		±10	mA
Storage Temperature, T <sub>stg</sub>	-65	150	°C
Junction Temperature, T <sub>j</sub>		150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely affect reliability.
- (3) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
	Machine model (MM)	±100	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply Voltages (V <sup>+</sup> - V <sup>-</sup> )	2.7	5.5	V
Temperature Range <sup>(1)</sup>	-40	85	°C

- (1) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PCB.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	LMV7235, LMV7239		UNIT
	DGK (SC70)	DBV (SOT-23)	
	5 PINS	5 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	478	265	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics, 2.7 V

Unless otherwise specified, all limits ensured for  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V^+/2$ ,  $V^+ = 2.7\text{ V}$ ,  $V^- = 0\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
$V_{OS}$	Input Offset Voltage		-6	±0.8	+6	mV
		At temp extremes	-8		+8	
$I_B$	Input Bias Current			30	400	nA
		At temp extremes			600	
$I_{OS}$	Input Offset Current			5	200	nA
		At temp extremes			400	
CMRR	Common-Mode Rejection Ratio	$0\text{ V} < V_{CM} < 2.7\text{ V}^{(3)}$	52	62		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 2.7\text{ V}$ to $5\text{ V}$	65	85		dB
$V_{CM}$	Input Common-Mode Voltage Range	CMRR > 50 dB	$V^- - 0.1$	-0.2 to 2.9	$V^+ + 0.1$	V
		At temp extremes	$V^-$		$V^+$	
$V_O$	Output Swing High (LMV7239 only)	$I_L = 4\text{ mA}$ , $V_{ID} = 500\text{ mV}$	$V^+ - 0.35$	$V^+ - 0.26$		V
		$I_L = 0.4\text{ mA}$ , $V_{ID} = 500\text{ mV}$		$V^+ - 0.02$		V
	Output Swing Low	$I_L = -4\text{ mA}$ , $V_{ID} = -500\text{ mV}$		230	350	mV
		At temp extremes			450	
		$I_L = -0.4\text{ mA}$ , $V_{ID} = -500\text{ mV}$		15		mV
$I_{SC}$	Output Short Circuit Current	Sourcing, $V_O = 0\text{ V}$ (LMV7239 only)		15		mA
		Sinking, $V_O = 2.7\text{ V}$ (LMV7235, $R_L = 10\text{ k}$ )		20		mA
$I_S$	Supply Current	No load		52	85	μA
		At temp extremes			100	
$t_{PD}$	Propagation Delay	Overdrive = 20 mV $C_{LOAD} = 15\text{ pF}^{(4)}$		96		ns
		Overdrive = 50 mV $C_{LOAD} = 15\text{ pF}^{(4)}$		87		ns
		Overdrive = 100 mV $C_{LOAD} = 15\text{ pF}^{(4)}$		85		ns
$t_{SKEW}$	Propagation Delay Skew (LMV7239 only)	Overdrive = 20 mV <sup>(5)</sup>		2		ns
$t_r$	Output Rise Time	LMV7239/LMV7239Q 10% to 90%		1.7		ns
		LMV7235 10% to 90% <sup>(4)</sup>		112		ns
$t_f$	Output Fall Time	90% to 10%		1.7		ns
$I_{LEAKAGE}$	Output Leakage Current (LMV7235 only)			3		nA

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(3) CMRR is not linear over the common mode range. Limits are guaranteed over the worst case from 0 to  $V_{CC/2}$  or  $V_{CC/2}$  to  $V_{CC}$ .

(4) A 10k pullup resistor was used when measuring the LMV7235. The rise time of the LMV7235 is a function of the R-C time constant.

(5) Propagation Delay Skew is defined as the absolute value of the difference between  $t_{PDLH}$  and  $t_{PDHL}$ .

## 6.6 Electrical Characteristics, 5 V

Unless otherwise specified, all limits ensured for  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V^+/2$ ,  $V^+ = 5\text{ V}$ ,  $V^- = 0\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
$V_{OS}$	Input Offset Voltage		-6	±1	+6	mV
		At temp extremes	-8		+8	
$I_B$	Input Bias Current			30	400	nA
		At temp extremes			600	
$I_{OS}$	Input Offset Current			5	200	nA
		At temp extremes			400	
CMRR	Common-Mode Rejection Ratio	$0\text{ V} < V_{CM} < 5\text{ V}$	52	67		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 2.7\text{ V to }5\text{ V}$	65	85		dB
$V_{CM}$	Input Common-Mode Voltage Range	CMRR > 50dB	$V^- - 0.1$	-0.2 to 5.2	$V^+ + 0.1$	V
		At temp extremes	$V^-$		$V^+$	
$V_O$	Output Swing High (LMV7239 only)	$I_L = 4\text{ mA}$ , $V_{ID} = 500\text{ mV}$	$V^+ - 0.25$	$V^+ - 0.15$		V
		$I_L = 0.4\text{ mA}$ , $V_{ID} = 500\text{ mV}$		$V^+ - 0.01$		V
	Output Swing Low	$I_L = -4\text{ mA}$ , $V_{ID} = -500\text{ mV}$		230	350	mV
		At temp extremes			450	
		$I_L = -0.4\text{ mA}$ , $V_{ID} = -500\text{ mV}$		10	mV	
$I_{SC}$	Output Short Circuit Current	Sourcing, $V_O = 0\text{ V}$ (LMV7239 only)	25	55		mA
		At temp extremes	15			
		Sinking, $V_O = 5\text{ V}$ (LMV7235, $R_L = 10\text{ k}$ )	30	60		mA
At temp extremes	20					
$I_S$	Supply Current	No load		65	95	µA
		At temp extremes			110	
$t_{PD}$	Propagation Delay	Overdrive = 20 mV $C_{LOAD} = 15\text{ pF}^{(3)}$		89		ns
		Overdrive = 50 mV $C_{LOAD} = 15\text{ pF}^{(3)}$		82		ns
		Overdrive = 100 mV $C_{LOAD} = 15\text{ pF}^{(3)}$		75		ns
$t_{SKEW}$	Propagation Delay Skew (LMV7239 only)	Overdrive = 20 mV <sup>(4)</sup>		1		ns
$t_r$	Output Rise Time	LMV7239 10% to 90%		1.2		ns
		LMV7235 10% to 90%		100		ns
$t_f$	Output Fall Time	90% to 10%		1.2		ns
$I_{LEAKAGE}$	Output Leakage Current (LMV7235 only)			3		nA

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(3) A 10k pullup resistor was used when measuring the LMV7235. The rise time of the LMV7235 is a function of the R-C time constant.

(4) Propagation Delay Skew is defined as the absolute value of the difference between  $t_{PDLH}$  and  $t_{PDHL}$ .

### 6.7 Typical Characteristics

(Unless otherwise specified,  $V_S = 5V$ ,  $C_L = 10pF$ ,  $T_A = 25^\circ C$ ).




Figure 1. Supply Current vs. Supply Voltage




Figure 2. Sourcing Current vs. Output Voltage




Figure 3. Sourcing Current vs. Output Voltage




Figure 4. Sinking Current vs. Output Voltage




Figure 5. Sinking Current vs. Output Voltage




Figure 6. Input Bias Current vs. Input Voltage

### Typical Characteristics (continued)

(Unless otherwise specified,  $V_S = 5V$ ,  $C_L = 10pF$ ,  $T_A = 25^\circ C$ ).




Figure 7. Input Bias Current vs. Input Voltage




Figure 8. Propagation Delay vs. Temperature




Figure 9. Propagation Delay vs. Temperature




Figure 10. Propagation Delay vs. Capacitive Load




Figure 11. Propagation Delay vs. Capacitive Load




Figure 12. Propagation Delay vs. Input Overdrive

Typical Characteristics (continued)

(Unless otherwise specified,  $V_S = 5V$ ,  $C_L = 10pF$ ,  $T_A = 25^\circ C$ ).




Figure 13. Propagation Delay vs. Input Overdrive




Figure 14. Propagation Delay vs. Common-Mode Voltage




Figure 15. Propagation Delay vs. Common-Mode Voltage


## 7 Detailed Description

### 7.1 Overview

The LMV7235 and LMV7239 are ultra low power, low voltage, 75-ns comparators. They are ensured to operate over the full supply voltage range of 2.7 V to 5.5 V. These devices achieve a 75-ns propagation delay while consuming only 65  $\mu\text{A}$  of supply current at 5 V.

The LMV7235 and LMV7239 have a greater than rail-to-rail common-mode voltage range. The input common-mode voltage range extends 200 mV below ground and 200 mV above supply, allowing both ground and supply sensing.

### 7.2 Functional Block Diagram



**Figure 16. Simplified Schematic of LMV7239**

### 7.3 Feature Description

#### 7.3.1 Input Stage

The LMV7235 and LMV7239 are rail-to-rail input and output. The typical input common-mode voltage range of  $-0.2\text{ V}$  below the ground to  $0.2\text{ V}$  above the supply. The LMV7235 and LMV7239 use a complimentary PNP and NPN input stage in which the PNP stage senses common-mode voltage near  $V^-$  and the NPN stage senses common-mode voltage near  $V^+$ . If either of the input signals falls below the negative common mode limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on resulting in an increase of input bias current.

If one of the inputs goes above the positive common mode limit, the output will still maintain the correct logic level as long as the other input stays within the common mode range. However, the propagation delay will increase. When both inputs are outside the common-mode voltage range, current saturation occurs in the input stage, and the output becomes unpredictable.

The propagation delay does not increase significantly with large differential input voltages. However, large differential voltages greater than the supply voltage should be avoided to prevent damage to the input stage.

#### 7.3.2 Output Stage: LMV7239

The LMV7239 has a push-pull output. When the output switches, there is a low resistance path between  $V_{CC}$  and ground, causing high output sinking or sourcing current during the transition.

## Feature Description (continued)




Figure 17. LMV7239 Push-Pull Output Stage

### 7.3.3 Output Stage: LMV7235

The LMV7235 has an open drain that requires a pull-up resistor to a positive supply voltage for the output to switch properly. The internal circuitry is identical to the LMV7239 except that the upper P channel output device M4 is absent in the [Functional Block Diagram](#) above. When the internal output transistor is off, the output voltage will be pulled up to the external positive voltage by the external pull-up resistor. This allows the output to be OR'ed with other open drain outputs on the same bus. The output pull-up resistor can be connected to any voltage level between V- and V+ for level shifting applications.




Figure 18. LMV7235 Open Drain Output

## 7.4 Device Functional Modes

### 7.4.1 Capacitive and Resistive Loads

The propagation delay on the rising edge of the LMV7235 depends on the load resistance and capacitance values.

### 7.4.2 Noise

Most comparators have rather low gain. This allows the output to spend time between high and low when the input signal changes slowly. The result is the output may oscillate between high and low when the differential input is near zero. The high gain of this comparator eliminates this problem. Less than 1  $\mu\text{V}$  of change on the input will drive the output from one rail to the other rail. If the input signal is noisy, the output cannot ignore the noise unless some hysteresis is provided by positive feedback. (See [Hysteresis](#).)


### 7.4.3 Hysteresis

To improve propagation delay when low overdrive is needed hysteresis can be added.

## Device Functional Modes (continued)

### 7.4.3.1 Inverting Comparator With Hysteresis

The inverting comparator with hysteresis requires a three resistor network that is referenced to the supply voltage  $V^+$  of the comparator as shown in Figure 19. When  $V_{IN}$  at the inverting input is less than  $V_A$ , the voltage at the noninverting node of the comparator ( $V_{IN} < V_A$ ), the output voltage is high (for simplicity assume  $V_O$  switches as high as  $V^+$ ). The three network resistors can be represented as  $R_1 // R_3$  in series with  $R_2$ .



**Figure 19. Inverting Comparator With Hysteresis**

The lower input trip voltage  $V_{A1}$  is defined as:

$$V_{A1} = V_{CC} R_2 / [(R_1 // R_3) + R_2] \quad (1)$$

When  $V_{IN}$  is greater than  $V_{A1}$ , the output voltage is low or very close to ground. In this case the three network resistors can be presented as  $R_2 // R_3$  in series with  $R_1$ .

The upper trip voltage  $V_{A2}$  is defined as:

$$V_{A2} = V_{CC} (R_2 // R_3) / [(R_1) + (R_2 // R_3)] \quad (2)$$

The total hysteresis provided by the network is defined as  $\Delta V_A = V_{A1} - V_{A2}$ .

$$\Delta V_A = \frac{+V_{CC} R_1 R_2}{R_1 R_2 + R_1 R_3 + R_2 R_3} \quad (3)$$

### 7.4.3.2 Non-Inverting Comparator With Hysteresis

A noninverting comparator with hysteresis requires a two resistor network, and a voltage reference ( $V_{REF}$ ) at the inverting input. When  $V_{IN}$  is low, the output is also low. For the output to switch from low to high,  $V_{IN}$  must rise up to  $V_{IN1}$  where  $V_{IN1}$  is calculated by:

$$\Delta V_{IN1} = \frac{V_{REF} (R_1 + R_2)}{R_2} \quad (4)$$

As soon as  $V_O$  switches to  $V_{CC}$ ,  $V_A$  steps to a value greater than  $V_{REF}$  which is given by:

**Device Functional Modes (continued)**


$$V_A = V_{IN} + \frac{(V_{CC} - V_{IN1})R_1}{R_1 + R_2} \tag{5}$$

To make the comparator switch back to its low state,  $V_{IN}$  must equal  $V_{REF}$  before  $V_A$  will again equal  $V_{REF}$ .  $V_{IN2}$  can be calculated by:


$$V_{IN2} = \frac{V_{REF}(R_1 + R_2) - V_{CC} R_1}{R_2} \tag{6}$$

The hysteresis of this circuit is the difference between  $V_{IN1}$  and  $V_{IN2}$ .

$$\Delta V_{IN} = V_{CC} R_1 / R_2 \tag{7}$$




**Figure 20. Noninverting Comparator With Hysteresis**



**Figure 21. Noninverting Comparator Thresholds**

**7.4.4 Zero Crossing Detector**

In a zero crossing detector circuit, the inverting input is connected to ground and the noninverting input is connected to a 100 mV<sub>PP</sub> AC signal. As the signal at the noninverting input crosses 0V, the comparator’s output changes state.



**Figure 22. Simple Zero Crossing Detector**


**7.4.4.1 Zero Crossing Detector With Hysteresis**

To improve switching times and centering the input threshold to ground a small amount of positive feedback is added to the circuit. Voltage divider  $R_4$  and  $R_5$  establishes a reference voltage,  $V_1$ , at the positive input. By making the series resistance,  $R_1$  plus  $R_2$  equal to  $R_5$ , the switching condition,  $V_1 = V_2$ , will be satisfied when  $V_{IN} = 0$ .

The positive feedback resistor,  $R_6$ , is made very large with respect to  $R_5 \parallel R_6 = 2000 R_5$ . The resultant hysteresis established by this network is very small ( $\Delta V_1 < 10$  mV) but it is sufficient to insure rapid output voltage transitions.

## Device Functional Modes (continued)


Diode  $D_1$  is used to ensure that the inverting input terminal of the comparator never goes below approximately  $-100$  mV. As the input terminal goes negative,  $D_1$  will forward bias, clamping the node between  $R_1$  and  $R_2$  to approximately  $-700$  mV. This sets up a voltage divider with  $R_2$  and  $R_3$  preventing  $V_2$  from going below ground. The maximum negative input overdrive is limited by the current handling ability of  $D_1$ .



**Figure 23. Zero Crossing Detector With Hysteresis**

### 7.4.5 Threshold Detector

Instead of tying the inverting input to  $0$  V, the inverting input can be tied to a reference voltage. As the input on the noninverting input passes the  $V_{REF}$  threshold, the comparator's output changes state. It is important to use a stable reference voltage to ensure a consistent switching point.



**Figure 24. Threshold Detector**

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LMV7235 and LMV7239 are single supply comparators with 75 ns of propagation delay and only 65  $\mu$ A of supply current.

### 8.2 Typical Applications

#### 8.2.1 Square Wave Oscillator




**Figure 25. Square Wave Oscillator**

##### 8.2.1.1 Design Requirements

A typical application for a comparator is as a square wave oscillator. The circuit in [Figure 25](#) generates a square wave whose period is set by the RC time constant of the capacitor  $C_1$  and resistor  $R_4$ .

##### 8.2.1.2 Detailed Design Procedure

The maximum frequency is limited by the large signal propagation delay of the comparator and by the capacitive loading at the output, which limits the output slew rate.



**Figure 26. Square Wave Oscillator Timing Thresholds**

Consider the output of [Figure 25](#) to be high to analyze the circuit. That implies that the inverted input ( $V_C$ ) is lower than the noninverting input ( $V_A$ ). This causes the  $C_1$  to be charged through  $R_4$ , and the voltage  $V_C$  increases until it is equal to the noninverting input. The value of  $V_A$  at this point is:

$$V_{A1} = \frac{V_{CC} \cdot R_2}{R_2 + R_1 \parallel R_3} \quad (8)$$

If  $R_1 = R_2 = R_3$ , then  $V_{A1} = 2 V_{CC}/3$

## Typical Applications (continued)

At this point the comparator switches pulling down the output to the negative rail. The value of  $V_A$  at this point is:

$$V_{A2} = \frac{V_{CC}(R_2 \parallel R_3)}{R_1 + (R_2 \parallel R_3)} \quad (9)$$

If  $R_1 = R_2 = R_3$ , then  $V_{A2} = V_{CC}/3$ .

The capacitor  $C_1$  now discharges through  $R_4$ , and the voltage  $V_C$  decreases until it is equal to  $V_{A2}$ , at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge  $C_1$  from  $2V_{CC}/3$  to  $V_{CC}/3$ , which is given by  $R_4 C_1 \ln 2$ . Hence the formula for the frequency is:


$$F = 1/(2 \cdot R_4 \cdot C_1 \cdot \ln 2) \quad (10)$$

The LMV7239 should be used for a symmetrical output. The LMV7235 will require a pullup resistor on the output to function, and will have a slightly asymmetrical output due to the reduced sourcing current.

### 8.2.1.3 Application Curves

Figure 27 shows the simulated results of an oscillator using the following values:

1.  $R_1 = R_2 = R_3 = R_4 = 100 \text{ k}\Omega$
2.  $C_1 = 100 \text{ pF}$ ,  $C_L = 20 \text{ pF}$
3.  $V_+ = 5 \text{ V}$ ,  $V_- = \text{GND}$
4.  $C_{\text{STRAY}}$  (not shown) from  $V_a$  to  $\text{GND} = 10 \text{ pF}$



**Figure 27. Square Wave Oscillator Output Waveform**

### 8.2.2 Crystal Oscillator

A simple crystal oscillator using the LMV7235 or LMV7239 is shown in Figure 28. Resistors  $R_1$  and  $R_2$  set the bias point at the comparator's noninverting input. Resistors,  $R_3$  and  $R_4$  and capacitor  $C_1$  set the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and to a lesser extent by the comparator

## Typical Applications (continued)




Figure 28. Crystal Oscillator

### 8.2.3 Infrared (IR) Receiver

The LMV7235 and LMV7239 can also be used as an infrared receiver. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across  $R_D$ . When this voltage level crosses the voltage applied by the voltage divider to the inverting input, the output transitions.




Figure 29. IR Receiver

### 8.2.4 Window Detector





Figure 30. Window Detector

A window detector monitors the input signal to determine if it falls between two voltage levels. Both outputs are true (high) when  $V_{REF1} < V_{IN} < V_{REF2}$

## Typical Applications (continued)



**Figure 31. Window Detector Output Signal**

The comparator outputs A and B are high only when  $V_{REF1} < V_{IN} < V_{REF2}$ , or "within the window", where these are defined as:

$$V_{REF1} = R_3 / (R_1 + R_2 + R_3) \times V_+ \quad (11)$$

$$V_{REF2} = (R_2 + R_3) / (R_1 + R_2 + R_3) \times V_+ \quad (12)$$

To determine if the input signal falls outside of the two voltage levels, both inputs on each comparators can be reversed to invert the logic.

The LMV7235 with an open drain output should be used if the outputs are to be tied together for a common logic output.

Other names for window detectors are: threshold detector, level detector, and amplitude trigger or detector.

## 9 Power Supply Recommendations

To minimize supply noise, power supplies should be decoupled by a 0.01- $\mu$ F ceramic capacitor in parallel with a 10- $\mu$ F capacitor.

Due to the nanosecond edges on the output transition, peak supply currents will be drawn during the time the output is transitioning. Peak current depends on the capacitive loading on the output. The output transition can cause transients on poorly bypassed power supplies. These transients can cause a poorly bypassed power supply to "ring" due to trace inductance and low self-resonance frequency of high ESR bypass capacitors.

Treat the LMV7235 and LMV72391 as high-speed devices. Keep the ground paths short and place small (low ESR ceramic) bypass capacitors directly between the  $V_+$  and  $V_-$  pins.

Output capacitive loading and output toggle rate will cause the average supply current to rise over the quiescent current.

## 10 Layout

### 10.1 Layout Guidelines

Proper grounding and the use of a ground plane will help to ensure the specified performance of the LMV7235 and LMV72391. Minimizing trace lengths, reducing unwanted parasitic capacitance and using surface-mount components will also help. Comparators are very sensitive to input noise.

The LMV7235 and LMV72391 require a high-speed layout. Follow these layout guidelines:

1. Use printed-circuit board with a good, unbroken low-inductance ground plane.
2. Place a decoupling capacitor (0.1- $\mu$ F, ceramic surface-mount capacitor) as close as possible to  $V_{CC}$  pin.
3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from output.
4. Solder the device directly to the printed-circuit board rather than using a socket.
5. For slow moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to  $t_{PD}$  when the source impedance is low.
6. The top-side ground plane runs between the output and inputs.
7. Ground trace from the ground pin runs under the device up to the bypass capacitor, shielding the inputs from the outputs.

### 10.2 Layout Example




Figure 32. SOT-23 Board Layout Example

## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 開発サポート

LMV7239 TINA SPICEモデル、[SNOM392](#)

TINA-TI SPICEベースのアナログ・シミュレーション・プログラム、<http://www.ti.com/tool/tina-ti>

DIPアダプタ評価モジュール、<http://www.ti.com/tool/dip-adapter-evm>

TIユニバーサル・オペアンプ評価モジュール、<http://www.ti.com/tool/opampevm>

### 11.2 ドキュメントのサポート

#### 11.2.1 関連資料

『独立して動作する4つのコンパレータ』(SNOA654)

### 11.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 1. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
LMV7235	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
LMV7239	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>

### 11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることが出来ます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.6 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.7 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LMV7235M5</a>	Obsolete	Production	SOT-23 (DBV)   5	-	-	Call TI	Call TI	-40 to 85	C21A
<a href="#">LMV7235M5/NOPB</a>	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21A
LMV7235M5/NOPB.A	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21A
<a href="#">LMV7235M5X</a>	Obsolete	Production	SOT-23 (DBV)   5	-	-	Call TI	Call TI	-40 to 85	C21A
<a href="#">LMV7235M5X/NOPB</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21A
LMV7235M5X/NOPB.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21A
<a href="#">LMV7235M7</a>	Obsolete	Production	SC70 (DCK)   5	-	-	Call TI	Call TI	-40 to 85	C21
<a href="#">LMV7235M7/NOPB</a>	Active	Production	SC70 (DCK)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21
LMV7235M7/NOPB.A	Active	Production	SC70 (DCK)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21
<a href="#">LMV7235M7X/NOPB</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21
LMV7235M7X/NOPB.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C21
<a href="#">LMV7239M5/NOPB</a>	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20A
LMV7239M5/NOPB.A	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20A
<a href="#">LMV7239M5X/NOPB</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20A
LMV7239M5X/NOPB.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20A
<a href="#">LMV7239M7/NOPB</a>	Active	Production	SC70 (DCK)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20
LMV7239M7/NOPB.A	Active	Production	SC70 (DCK)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20
<a href="#">LMV7239M7X/NOPB</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20
LMV7239M7X/NOPB.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	C20

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LMV7239 :**

- Automotive : [LMV7239-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV7235M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7235M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7235M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7235M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7239M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7239M5/NOPB	SOT-23	DBV	5	1000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7239M5X/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7239M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV7239M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7239M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV7235M5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMV7235M5X/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMV7235M7/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV7235M7X/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LMV7239M5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMV7239M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV7239M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV7239M5X/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMV7239M7/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV7239M7X/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0


# DCK0005A



## PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)


- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月