

















Community

**OPA1692** 

JAJSE79C - JUNE 2017-REVISED OCTOBER 2018

# OPA1692 低消費電力、低ノイズ、低歪みの SoundPlus™オーディオ・オペアンプ

### 特長

低ノイズ: 1kHz時に4.2nV/√Hz

低歪: 1kHz時に-127dB

低い静止電流: チャネルごとに650µA

スルー・レート: 23V/μs

広いゲイン帯域幅: 5.1MHz

ユニティ・ゲインで安定


レール・ツー・レール出力

広い電源電圧範囲: ±1.75V~±18V、または3.5V~36V

### 2 アプリケーション

- ワイヤレス・マイク
- ワイヤレス・オーディオ・モニタリング・システ
- ポータブル無線およびヘッドセット
- ポータブル・オーディオ・エフェクト・プロセッ #
- ポータブル・レコーディング・システム
- USBオーディオ・ペリフェラル

### 3線式エレクトレット・マイク用のプリアンプ



### 3 概要

OPA169xオペアンプは、 $4.2nV/\sqrt{Hz}$ の低いノイズ密度と、 1kHzで-127dBの歪みを実現し、低消費電力アンプとして 革新的な性能を達成します。このオペアンプは、2kΩ負荷 で電源の200mV以内までのレール・ツー・レール出力が 可能なため、ヘッドルームが増大し、ダイナミックレンジが 最大化します。これらのデバイスは、±50mAの高い出力駆 動能力を持ちます。

OPA169xオペアンプは、±1.75V~±18Vまたは3.5V~ 36Vの広い電源電圧範囲で動作し(チャネルごとに消費電 流650µA)、ユニティ・ゲイン安定で、広い範囲の負荷条件 で非常に優れた動的な動作を行います。


OPA169xオペアンプは、-40℃~125℃の温度範囲で動 作が規定されています。

#### 製品情報(1)

型番	パッケージ	本体サイズ(公称)					
OPA1692	VSSOP (8)	3.00mm×3.00mm					
OFA 1092	SOIC (8)	4.90mm×3.91mm					

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にあるパッケージ・オプションについての付録を参照してくださ

### THD+Nと周波数との関係(3V<sub>RMS</sub>、2kΩの負荷)





	٠/
Ħ	iΚ

1	特長1		8.1 Application Information	20
2	アプリケーション1		8.2 Typical Application	24
3	概要1		8.3 Other Application Examples	27
4	改訂履歴	9	Power Supply Recommendations	29
5	Pin Configuration and Functions	10	Layout	29
6	Specifications4		10.1 Layout Guidelines	29
•	6.1 Absolute Maximum Ratings 4		10.2 Layout Example	30
	6.2 ESD Ratings		10.3 Power Dissipation	30
	6.3 Recommended Operating Conditions	11	デバイスおよびドキュメントのサポート	<mark>3</mark> 1
	6.4 Thermal Information: OPA1692		11.1 デバイス・サポート	31
	6.5 Electrical Characteristics5		11.2 ドキュメントのサポート	32
	6.6 Typical Characteristics		11.3 関連リンク	32
7	Detailed Description		11.4 ドキュメントの更新通知を受け取る方法	32
•	7.1 Overview		11.5 コミュニティ・リソース	32
	7.2 Functional Block Diagram		11.6 商標	32
	7.3 Feature Description		11.7 静電気放電に関する注意事項	32
	·		11.8 Glossary	33
_	7.4 Device Functional Modes	12	メカニカル、パッケージ、および注文情報	
8	Application and Implementation 20	12	アルールル・ファーン、わよい在文目報	

# 4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Re	evision B (September 2018) から Revision C に変更	Page
•	Changed -40 $^{\circ}\mathrm{C}$ to 125 $^{\circ}\mathrm{C}$ Iq to 975 $\mu A$	6
Re	evision A (December 2017) から Revision B に変更	Page
•	Changed $I_{OS}$ VCM = 0 MAX from "±10" to "±15" nA	
20	<b>017</b> 年 <b>6</b> 月発行のものから更新	Page
•	データシートの状態を「事前情報」から「量産データ」に 変更	1



# **5 Pin Configuration and Functions**

#### OPA1692 D and DGK Packages 8-Pin SOIC and VSSOP Top View



### **Pin Functions: OPA1692**

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
-IN A	2	I	Inverting input, channel A
+IN A	3	1	Noninverting input, channel A
–IN B	6	I	Inverting input, channel B
+IN B	5	I	Noninverting input, channel B
OUT A	1	0	Output, channel A
OUT B	7	0	Output, channel B
V-	4	_	Negative (lowest) power supply
V+	8	_	Positive (highest) power supply



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltogo	Supply voltage, $V_S = (V+) - (V-)$		40	V
Voltage	Input	(V-) - 0.5	(V+) + 0.5	V
Current	Input (all pins except power-supply pins)	-10	10	mA
Current	Output short-circuit <sup>(2)</sup>	Continuous	Continuous	
	Operating, T <sub>A</sub>	-55	125	
Temperature	Junction, T <sub>J</sub>		200	°C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	\/
V <sub>(ESD)</sub> Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V	Cumply voltage	Single supply	3.5	36	V
Vs	Supply voltage	Split supply	±1.75	±18	V
T <sub>A</sub>	Operating temperature		-40	85	°C

#### 6.4 Thermal Information: OPA1692

		OPA	1692	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.6	162.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.4	56.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	67.0	83.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.0	6.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	66.3	81.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Short-circuit to V<sub>S</sub>/2 (ground in symmetrical dual supply setups), one amplifier per package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_S = \pm 18$  V,  $R_L = 2$  k $\Omega$ , and  $V_{CM} = V_{OUT} =$  midsupply (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO PE	ERFORMANCE						
		G = 1, f = 20 kH	z, RL = $2k\Omega$ , VO = 3 VRMS		-118		dB
THD+N	Total harmonic distortion + noise		$R_{L} = 2k\Omega, V_{O} = 3 V_{RMS}$		-127		dB
		G = 1,					
	Intermodulation distortion	$V_O = 3 V_{RMS}$	SMPTE/DIN two-tone, 4:1	0.	00005%		
	Intermodulation distortion	G = 1,	(60 Hz and 7 kHz)		-126		dB
IMD	intermodulation distortion	$V_O = 3 V_{RMS}$			-120		uБ
5	Intermodulation distortion	G = 1,	CCIF twin-tone		0.0002		
		$V_O = 3 V_{RMS}$	(19 kHz and 20 kHz)				
	Intermodulation distortion	G = 1, $V_O = 3 V_{RMS}$	CCIF twin-tone (19 kHz and 20 kHz)		-114		dB
FREQUEN	NCY RESPONSE	VO = O VRMS	(13 KHZ dild 25 KHZ)				
GBW	Gain-bandwidth product	G = 100			5.1		MHz
SR	Slew rate	G = -1			23		V/µs
	Full power bandwidth <sup>(1)</sup>	$V_0 = 1 V_P$			3.66		MHz
	Overload recovery time	$V_0 = 1 V_P$ $G = -10$			250		
	•	f = 1 kHz					ns
NOISE	Channel separation (dual and quad)	I = I KITZ			-145		dB
NOISE	Input voltage paie-	f = 0.1 to 10 Hz			100		٠.١
e <sub>n</sub>	Input voltage noise				130		nV <sub>PP</sub>
e <sub>n</sub>	Input voltage noise	f = 20 Hz to 20 k	KHZ		3.9		μV <sub>PP</sub>
	Input voltage noise density	f = 1 kHz			4.2		nV/rtH
		f = 100 Hz			4.5		
l <sub>n</sub>	Input current noise density	f = 1 kHz			0.37		pA/rtH
		f = 100 Hz			0.4		
	VOLTAGE						
Vos	Input offset voltage	$V_S = \pm 1.75 \text{ V to}$			±0.25	±0.8	mV
Vos	Input offset voltage	$V_S = \pm 1.75 \text{ V to}$				±1.0	mV
	1		$\pm 18 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(2)}$		0.5	5	μV/°C
PSRR	Power-supply rejection ratio	$V_S = \pm 1.75 \text{ V to}$			0.1	1.5	μV/V
PSRR	Power-supply rejection ratio	$T_A = -40^{\circ}C \text{ to } + 7$	125°C <sup>(2)</sup>			2.25	μV/V
INPUT BI	AS CURRENT	T					
I <sub>B</sub>	Input bias current	$V_{CM} = 0 V$			300	550	nA
		$T_A = -40^{\circ}C \text{ to } + 7$	125°C			600	nA
1	Input offset current	$V_{CM} = 0 V$			±2	±15	nA
los	input onset current	TA = -40°C to +	125°C			±20	nA
INPUT VO	DLTAGE RANGE						
V <sub>CM</sub>	Common-mode voltage range			(V-) + 1.5		(V+) - 0.5	V
CMRR	Common-mode rejection ratio	(V−) + 1.5 V ≤ V	' <sub>CM</sub> ≤ (V+) − 0.5 V		0.1	1	uV/V
CMRR	Common-mode rejection ratio	TA = -40°C to +	-125°C			4	uV/V
INPUT IM	PEDANCE					<u> </u>	
	Differential Resistance				350		kΩ
	Differential Capacitance				1.5		pF
	Common-Mode Resistance		•		350		МΩ
	Common-Mode Capacitance				1.6		pF
OPEN-LO	OP GAIN	L					•
A <sub>OL</sub>	Open-loop voltage gain	$TA = -40^{\circ}C \text{ to } +$	-125°C	110	140		dB
A <sub>OL</sub>	Open-loop voltage gain		$V_0 \le (V+) - 0.2 \text{ V}, R_L = 2 \text{ k}\Omega$	120	140		dB

<sup>(1)</sup> Full-power bandwidth = SR /  $(2\pi \times V_P)$ , where SR = slew rate. (2) Specified by design and characterization.



# **Electrical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 18$  V,  $R_L = 2$  k $\Omega$ , and  $V_{CM} = V_{OUT} =$  midsupply (unless otherwise noted)


	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUTPUT	•		<u>.</u>			
V <sub>OUT</sub>	Voltage output	$R_L = 2 k\Omega$	-17.8		17.8	V
I <sub>OUT</sub>	Output current		Se	e Figure 46,	Figure 47	mA
Z <sub>O</sub>	Open-loop output impedance		See Figure 14		Ω	
I <sub>SC</sub>	Short-circuit current (3)			±50		mA
C <sub>LOAD</sub>	Capacitive load drive			200		pF
POWER	SUPPLY		•		· ·	
	Quiescent current	I <sub>OUT</sub> = 0 A		650	750	μΑ
IQ	(per channel)	$I_{OUT} = 0 \text{ A}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(2)}$		650	975	μΑ

<sup>(3)</sup> One channel at a time.



### 6.6 Typical Characteristics

at  $T_A$  = 25°C,  $V_S$  = ±18 V, and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)









図 11. Voltage Noise vs Source Resistance


図 12. 0.1-Hz to 10-Hz Voltage Noise




at  $T_A$  = 25°C,  $V_S$  = ±18 V, and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)




# TEXAS INSTRUMENTS









































### 7 Detailed Description

#### 7.1 Overview

The OPA169x amplifiers are unity-gain stable, dual and quad op amps with low noise. The *Functional Block Diagram* shows a simplified schematic of the OPA169x (one channel shown). The device consists of a very low noise input stage with a folded cascode and a rail-to-rail output stage. A proprietary distortion reduction technology allows the OPA169x family of amplifiers to achieve significantly lower distortion than other op amps that consume the equal or greater power supply current.


### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Distortion Reduction

Amplifiers use feedback to reduce the amount of distortion they introduce to the signal path. Increasing the amount of feedback available for distortion reduction typically requires an increase in the power supply current of the amplifier. This is not acceptable in low-power amplifiers targeting applications that require low distortion.



☑ 53. Comparison of THD + N vs Frequency for Multiple Low-Power Amplifiers



#### **Feature Description (continued)**

The OPA169x family of amplifiers uses a proprietary technology to reduce signal distortion that does not increase the power supply current. The distortion cancellation technique reduces odd-order harmonic distortion, which is produced by the input transistor pair of the amplifier. As  $\boxtimes$  53 shows, the impact to THD + N is significant, especially at high frequencies where the OPA169x devices exhibit over 30-dB lower distortion than competitor amplifiers at similar power supply current levels.

#### 7.3.2 Phase Reversal Protection

The OPA169x family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, reverses the output into the opposite rail. The input of the OPA169x prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in 254.




図 54. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition

#### 7.3.3 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. 55 illustrates the ESD circuits contained in the OPA169x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

### **Feature Description (continued)**




図 55. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA169x but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (see 🗵 55), the ESD protection components are intended to remain inactive and are not involved in the application-circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

 $\boxtimes$  55 shows a specific example where the input voltage ( $V_{IN}$ ) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.



### **Feature Description (continued)**

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V-) are at 0 V. This question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see **255**. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe operating, supply voltage level.

#### 7.4 Device Functional Modes

### 7.4.1 Operating Voltage

The OPA169x series op amps operate from  $\pm 1.75$  V to  $\pm 18$  V supplies while maintaining excellent performance. The OPA169x series operates with as little as 3.5 V between the supplies and with up to 36 V between the supplies. However, some applications do not require equal positive and negative output voltage swing. With the OPA169x series, power-supply voltages are not required to be equal. For example, the positive supply can be set to 25 V with the negative supply at -5 V.

In all cases, the common-mode voltage must be maintained within the specified range. Key parameters are assured over the specified temperature range of  $T_A = -40$ °C to 125°C. Parameters that vary significantly with operating voltage or temperature are shown in the *Typical Characteristics*.

### 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Capacitive Loads

The dynamic characteristics of the OPA169x amplifiers are optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. Add a small resistor ( $R_S$  equal to 50  $\Omega$ , for example) in series with the output to isolate heavier capacitive loads.

#### 8.1.2 Noise Performance

 $\boxtimes$  56 shows the total circuit noise for varying source impedances with the operational amplifier in a unity-gain configuration (with no feedback resistor network and therefore no additional noise contributions). The op amp itself contributes a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The OPA169x has low voltage noise and low current noise. As a result, the current noise contribution of the OPA169x series is negligible for source impedances less than 100 kΩ.

- e<sub>n</sub> = voltage noise
- I<sub>n</sub> = current noise
- R<sub>S</sub> = source impedance
- k = Boltzmann's constant = 1.38 x 10<sup>-23</sup> J/K
- T = temperature in degrees Kelvin (K)

For more details on calculating noise, see Basic Noise Calculations.




図 56. Noise Performance of the OPA169x in a Unity-Gain Buffer Configuration



### **Application Information (continued)**

#### 8.1.3 Basic Noise Calculations

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.


The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in **256**. The source impedance is typically fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

☑ 57 shows noninverting (A) and inverting (B) op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components.

The selected feedback resistor values make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.

#### (A) Noise in Noninverting Gain Configuration

Noise at the output is given as Eo, where



$$(1) \quad E_{O} = \left(1 + \frac{R_{2}}{R_{1}}\right) \cdot \sqrt{(e_{S})^{2} + (e_{N})^{2} + \left(e_{R_{1}\parallel R_{2}}\right)^{2} + (i_{N} \cdot R_{S})^{2} + \left(i_{N} \cdot \left[\frac{R_{1} \cdot R_{2}}{R_{1} + R_{2}}\right]\right)^{2}} \quad [V_{RMS}]$$

(2) 
$$e_S = \sqrt{4 \cdot k_B \cdot T(K) \cdot R_S} \quad \left[ \frac{V}{\sqrt{Hz}} \right]$$
 Thermal noise of R<sub>S</sub>


(3) 
$$e_{R_1 \parallel R_2} = \sqrt{4 \cdot k_B \cdot T(K) \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]} \left[\frac{V}{\sqrt{Hz}}\right]$$
 Thermal noise of R<sub>1</sub> || R<sub>2</sub>

(4) 
$$k_B = 1.38065 \cdot 10^{-23}$$
  $\left[\frac{J}{\nu}\right]$  Boltzmann Constant

(5) 
$$T(K) = 237.15 + T(^{\circ}C)$$
 [K] Temperature in kelvins

#### (B) Noise in Inverting Gain Configuration

Noise at the output is given as E<sub>O</sub>, where



(6) 
$$E_0 = \left(1 + \frac{R_2}{R_S + R_1}\right) \cdot \sqrt{(e_N)^2 + \left(e_{R_1 + R_S \parallel R_2}\right)^2 + \left(i_N \cdot \left[\frac{(R_S + R_1) \cdot R_2}{R_S + R_1 + R_2}\right]\right)^2} \quad [V_{RMS}]$$

$$(7) \quad e_{R_1+R_S\parallel R_2} = \sqrt{4\cdot k_B\cdot T(K)\cdot \left[\frac{(R_S+R_1)\cdot R_2}{R_S+R_1+R_2}\right]} \quad \left[\frac{V}{\sqrt{Hz}}\right] \quad \text{Thermal noise of } (R_1+R_S)\parallel R_2$$

(8) 
$$k_B = 1.38065 \cdot 10^{-23} \quad \left[ \frac{J}{K} \right]$$

Boltzmann Constant

(9) 
$$T(K) = 237.15 + T({}^{\circ}C)$$
 [K]

Temperature in kelvins

Copyright © 2017, Texas Instruments Incorporated

- (1)  $e_N$  is the voltage noise of the amplifier. For the OPAx169x series of operational amplifiers,  $e_N = 4.2 \text{ nV}/\sqrt{\text{Hz}}$  at 1 kHz.
- (2)  $i_N$  is the current noise of the amplifier. For the OPA169x series of operational amplifiers,  $i_N = 370 \text{ fA}/\sqrt{\text{Hz}}$  at 1 kHz.
- (3) For additional resources on noise calculations, see TI's Precision Labs Series.

#### 図 57. Noise Calculation in Gain Configurations

### **Application Information (continued)**

#### 8.1.4 EMI Rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. An op amp that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this section provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the op amp. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit approximately matching EMIRR performance
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the noninverting input terminal with no complex interactions from other components or connecting PCB traces.

High-frequency signals conducted or radiated to any pin of the operational amplifier result in adverse effects, as the amplifier does not have sufficient loop gain to correct for signals with spectral content outside its bandwidth. Conducted or radiated EMI on inputs, power supply, or output may result in unexpected DC offsets, transient voltages, or other unknown behavior. Take care to properly shield and isolate sensitive analog nodes from noisy radio signals and digital clocks and interfaces.

The EMIRR IN+ of the OPA169x amplifiers is plotted versus frequency as shown in 🗵 58. If available, any dual and quad op amp device versions have nearly similar EMIRR IN+ performance. The OPA169x unity-gain bandwidth is 5.1 MHz. EMIRR performance below this frequency denotes interfering signals that fall within the op amp bandwidth.

See EMI Rejection Ratio of Operational Amplifiers, available for download from www.ti.com.




図 58. OPA169x EMIRR IN+



表 1 lists the EMIRR IN+ values for the OPA169x at particular frequencies commonly encountered in real-world applications. Applications listed in 表 1 may be centered on or operated near the particular frequency shown. This information may be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

表 1. OPA169x EMIRR IN+	for Fred	uencies of	Interest
------------------------	----------	------------	----------

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+			
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	45.9 dB			
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications				
1.8 GHz	1.8 GHz GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)				
2.4 GHz	2.4 GHz  802.11b, 802.11g, 802.11n, Bluetooth <sup>®</sup> , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)				
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	94.1 dB			
5 GHz	802 11a 802 11n agra communication and navigation, mobile communication, space and satellite				

#### 8.1.5 EMIRR +IN Test Configuration

⊠ 59 shows the circuit configuration for testing the EMIRR IN+. An RF source connects to the op amp noninverting input pin using a transmission line. The op amp is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the op amp input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. A multimeter samples and measures the resulting DC offset voltage. The LPF isolates the multimeter from residual RF signals that may interfere with multimeter accuracy.





図 59. EMIRR +IN Test Configuration



### 8.2 Typical Application

The low power consumption, noise, and distortion of the OPA169x family of audio operational amplifiers make the family a viable option for a number of analog audio circuits. ☒ 60 shows one circuit example, which shows a preamplifier circuit that is designed for high-performance electret microphones that use a 3-wire interface.



Copyright © 2017, Texas Instruments Incorporated

図 60. Low-Noise Preamplifier for 3-Wire Electret Microphones

#### 8.2.1 Design Requirements

· Maximum Input Sound Pressure Level (SPL): 120 dB

-3-dB Bandwidth: 20 Hz to 20 kHz
Signal-to-Noise Ratio: > 75 dB
Power Supply Voltage: ± 5 V
Power Supply Current: < 1.5 mA</li>

#### 8.2.2 Detailed Design Procedure

The selected design requirements represent a high-performance wireless microphone application. Wireless microphones typically use an electret microphone element, an analog pre-amplifier circuit, and transmit circuitry which may use analog or digital methods of transmission. Because these devices are battery-powered, all circuitry must be designed to consume as little power as possible, while still achieving very high audio performance. The performance specifications for the microphone used in this design are shown in  $\frac{1}{5}$  2. This microphone element uses a 3-wire connection scheme with separate connections for power, ground, and signal. The microphone data sheet specifies that the signal line is terminated with a recommended 5.6-k $\Omega$  resistance and a 5-V supply.

表 2. Primo EM-173 Microphone Specifications

PARAMETER	VALUE
Sensitivity	-37 dBV
Output impedance	600 Ω
Signal-to-noise ratio (SNR)	80 dB
Maximum input sound pressure level	135 dB
Operating voltage	5 V (3 V – 10 V)
Operating current	600 μΑ

R1, C1, and R2 provide the correct termination impedance for the microphone and AC-couple the microphone signal to the amplifier input. R2 is selected with a large value (100 k $\Omega$ ) so that a smaller AC-coupling capacitor can be used (C1). The high-pass corner frequency produced by C1 and R2 must be set to 20 Hz using  $\pm$  1:

20 Hz = 
$$\frac{1}{2 \cdot \pi \cdot R_2 \cdot C_1} = \frac{1}{2 \cdot \pi \cdot 100 \text{ k}\Omega \cdot C_1} \rightarrow C_1 = 79.6 \text{ nF} \rightarrow 100 \text{ nF}$$
 (1)



R1 and R2 are in parallel for frequencies above 20 Hz. Therefore, select the value of R1 so that when in parallel with R2, the combination results in a 5.6-k $\Omega$  resistance as specified in the microphone data sheet.  $\stackrel{\ref{eq}}{\rightrightarrows}$  2 calculates R1

$$5.6 \text{ k}\Omega = \frac{R_1 \cdot R_2}{R_1 + R_2} = \frac{R_1 \cdot 100 \text{ k}\Omega}{R_1 + 100 \text{ k}\Omega} \to R_1 = 5.9 \text{ k}\Omega$$
(2)

R3 and C2 form a low-pass filter to prevent the amplification of electromagnetic interference (EMI) signals. 式 3 shows the corner frequency of this EMI filter.

$$f_{-3dB} = \frac{1}{2 \cdot \pi \cdot R_3 \cdot C_2} = \frac{1}{2 \cdot \pi \cdot 100 \ \Omega \cdot 100 \ pF} = 15.9 \ MHz$$
(3)

The input bias current of the OPA1692 through the  $100-k\Omega$  input resistor (R2) and can potentially cause a large offset voltage to appear at the output of the amplifier. One solution to this problem is to match the DC resistance of the circuit at each input of the amplifier. R4 and C3 accomplish this goal by providing a DC-feedback path for the amplifier (R4) which has the same resistance as the input resistor (R2). Capacitor C3 serves two functions. First, at low-frequencies this capacitor is effectively an open circuit and therefore the gain of the amplifier is 1, which reduces DC offsets at the output. At high frequencies where the impedance of the capacitor is low, the feedback network of R5, R6, and C4 determine the gain of the amplifier.

The nominal gain of the preamplifier circuit is calculated by considering the output of the microphone at the maximum input SPL. For this design, a maximum input SPL of 120 dB or [20 pascals (Pa)] is specified. The microphone sensitivity is shown as –37 dBV, measured at 1-Pa air pressure. The output signal of the microphone at 20-Pa air pressure can be calculated by converting the –37 dBV sensitivity specification to mV per pascal of air pressure as shown in  $\vec{x}$  4:

$$V_{OUT(MIC)} = 20 \text{ Pa} \times 10^{\left(\frac{-37 \text{ dBV}}{20}\right)} = 282.5 \text{ mV}_{RMS} = 399.5 \text{ mVp}$$
 (4)

The linear output voltage range of the OPA1692 extends to within 200 mV of each power supply. Therefore, on a  $\pm 5$ -V power supply, the linear output voltage range is  $\pm 4.8$  V. The linear output voltage range of the amplifier and the maximum output signal level of the microphone determine the gain of the amplifier, as shown in  $\pm 5$ :

$$G = \frac{V_{OUT(OPA1692)}}{V_{OUT(MIC)}} = \frac{4.8 \text{ V}_{P}}{399.5 \text{ mV}_{P}} = 12.015 \text{ (21.6 dB)} = 1 + \frac{R_{5}}{R_{6}}$$
(5)

Selecting values of 1.1 k $\Omega$  and 100  $\Omega$  for R5 and R6, respectively, produce a nominal gain of 12 for the circuit, allowing the full linear output swing of the amplifier to be used for the maximum input SPL. The feedback capacitor (C4) limits the gain of the circuit at high frequencies beyond the range of human hearing.  $\pm$  6 shows the high-pass corner frequency that capacitor C4 produces:

20 kHz = 
$$\frac{1}{2 \cdot \pi \cdot R_5 \cdot C_4} = \frac{1}{2 \cdot \pi \cdot 1.1 \text{ k}\Omega \cdot C_4} \rightarrow C_4 = 7.23 \text{ nF} \rightarrow 6.8 \text{ nF}$$
 (6)

Lastly, by the low-frequency bandwidth requirement for the design and the gain determines the value of C3. The high-pass corner frequency produced by this capacitor is affected by resistors R5 and R6 as shown in 式 7:

$$C_{3} = \left(1 + \frac{R_{5}}{R_{6}}\right) \frac{1}{2 \cdot \pi \cdot R_{4} \cdot f_{-3dB}} = \left(12\right) \frac{1}{2 \cdot \pi \cdot 100 \text{ k}\Omega \cdot 20 \text{ Hz}} \rightarrow C_{3} = 955 \text{ nF} \rightarrow 1 \text{ }\mu\text{F}$$
(7)

#### 8.2.3 Application Curves

表 3 lists the performance of the preamplifier circuit in  $\[Mex]$  60. The total power supply current of the circuit is a combination of the 600  $\mu$ A consumed by the microphone element itself and the 650  $\mu$ A power-supply current of the OPA1692.  $\[Mex]$  61 shows the frequency response of the circuit. Comparing the output signal level of the microphone for a 1-Pa input signal level to the A-weighted noise of the preamplifier circuit and microphone determines the SNR of the circuit. For a 1-Pa input sound level, the microphone produces a 14.13 mV<sub>RMS</sub> signal. The microphone has an SNR of 80 dB, which results in a RMS noise voltage of 1.41  $\mu$ V<sub>RMS</sub>. The input-referred A-weighted noise voltage of the preamplifier circuit is 600.6 nV<sub>RMS</sub>. The microphone and preamplifier noise must be combined as a root sum of squares, which results in a total RMS noise voltage of 1.53  $\mu$ V<sub>RMS</sub> and a total circuit SNR of 79.3 dB. By selecting the OPA1692 for this design, this circuit achieves a high level of performance with low power consumption.



# 表 3. Comparison of Design Requirements and Results

SPECIFICATION	DESIGN REQUIREMENT	DESIGN RESULT
Gain	12 V/V or 21.6 dB (120 dB Maximum Input SPL)	11.79 V/V or 21.43 dB
-3-dB bandwidth	20 Hz to 20 kHz	24 Hz to 21 kHz
Signal-to-noise ratio	> 75 dB	79.3 dB
Power supply current (microphone and amplifier circuit)	< 1.5 mA	1.25 mA




図 61. Frequency Response of the Low-Noise Preamplifier for 3-Wire Electret Microphones



### 8.3 Other Application Examples

### 8.3.1 Two-Wire Electret Microphone Preamplifier

The circuit in  $\boxtimes$  60 can be modified to accommodate two-wire electret microphones, as shown in  $\boxtimes$  62. In two-wire configurations, there is no resistor in series with the source of the internal JFET of the microphone. The audio signal is output as a varying voltage across the biasing resistor (2.2 k $\Omega$  in  $\boxtimes$  62) of the capsule. The preamplifier input is AC-coupled to the biasing resistor through a 0.1- $\mu$ F capacitor and 47-k $\Omega$  input resistor.




図 62. Two-Wire Electret Microphone Preamplifier



### Other Application Examples (continued)

### 8.3.2 Battery-Powered Preamplifier for Professional Microphones

 $\boxtimes$  63 shows a preamplifier designed for portable applications that require low-noise, high common-mode rejection, and long battery life. Both channels of the OPA1692 are configured as a two-op amp instrumentation amplifier with a variable gain from 6 to 40 dB. An array of 1-k $\Omega$  resistors is recommended for the feedback network because the excellent matching of these resistors ensure high common-mode rejection in the circuit. An OPA171 is configured as a buffered power supply divider to provide a biasing voltage to the circuit, allowing the system to operate properly on a single 9-V battery. The additional components at the OPA1692 inputs are for phantom power, EMI, and ESD protection. The circuit consumes approximately 2 mA of quiescent power supply current.




図 63. Preamplifier for Professional Microphones Powered from a 9-V Battery



### 9 Power Supply Recommendations

The OPA169x are specified for operation from 3.5 V to 36 V (±1.75 V to ±18 V); many specifications apply from –40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics* section. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1-µF capacitors are adequate.

### 10 Layout

### 10.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:


- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Physically
  separate digital and analog grounds, observing the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If
  these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to
  in parallel with the noisy trace.
- Place the external components as close as possible to the device. As shown in 

   <sup>I</sup>

   64, keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- For best performance, TI recommends cleaning the PCB following assembly.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
  plastic package. Following any aqueous PCB cleaning process, TI recommends baking the PCB assembly to
  remove moisture introduced into the device packaging during the cleaning process. A low-temperature, postcleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



#### 10.2 Layout Example






図 64. Operational Amplifier Board Layout for Noninverting Configuration

### 10.3 Power Dissipation

The OPA169x series op amps are capable of driving  $2-k\Omega$  loads with a power-supply voltage up to  $\pm 18$  V and full operating temperature range. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA169x series op amps improves heat dissipation compared to conventional materials. Circuit board layouts minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise is further minimized by soldering the devices to the circuit board rather than using a socket.



### 11 デバイスおよびドキュメントのサポート

#### 11.1 デバイス・サポート

#### 11.1.1 開発サポート

#### 11.1.1.1 TINA-TI™ (無料のダウンロード・ソフトウェア)

TINATMは、SPICEエンジンをベースにした単純かつ強力な、使いやすい回路シミュレーション・プログラムです。また、TINA-TITMは、TINAソフトウェアの完全な機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロ・モデルのライブラリがプリロードされています。TINA-TIには従来型のDC、過渡、および周波数ドメインのSPICEによる分析と、追加の設計機能が搭載されています。

TINA-TIはAnalog eLab Design Centerから無料でダウンロードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

#### 注

これらのファイルを使用するには、TINA ソフトウェア (DesignSoft™製) またはTINA-TIソフトウェアがインストールされている必要があります。TINA-TIフォルダから、無料のTINA-TIソフトウェアをダウンロードしてください。

#### 11.1.1.2 DIPアダプタ評価モジュール

DIPアダプタ評価モジュール・ツールを使用すると、小さな表面実装ICのプロトタイプを簡単に、低コストで作成できます。この評価ツールは、DまたはU(SOIC-8)、PW(TSSOP-8)、DGK(VSSOP-8)、DBV(SOT23-6、SOT23-5、およびSOT23-3)、DCK(SC70-6およびSC70-5)、およびDRL(SOT563-6)のTIパッケージに対応しています。DIPアダプタ評価モジュールは、ターミナル・ストリップとともに使用することも、既存の回路へ直接接続することもできます。

#### 11.1.1.3 ユニバーサル・オペアンプ評価モジュール

ユニバーサル・オペアンプ評価モジュールは一連の汎用のブランクアウト回路基板で、各種のICパッケージ・タイプ向けの回路のプロトタイプ作成を容易にします。この評価モジュール基板は、多くの異なる回路を簡単かつ迅速に構築できるように設計されています。5つのモデルが提供されており、それぞれのモデルは特定のパッケージ・タイプを対象としています。PDIP、SOIC、VSSOP、TSSOP、SOT-23パッケージがすべてサポートされています。

#### 注

これらの基板には部品が搭載されていないため、ユーザーが独自のICを実装する必要があります。ユニバーサル・オペアンプ評価モジュールを注文するときに、オペアンプ・デバイスのサンプルをいくつか要求することをお勧めします。

### 11.1.1.4 スマートアンプ・スピーカーの特性付け基板評価モジュール

スマートアンプ・スピーカーの特性付け基板を、対応のTIスマートアンプおよびPurePathコンソール・ソフトウェアと組み合わせて使用すると、TIスマートアンプ製品使用中に、スピーカーの可動域、温度、その他のパラメータを測定できます。

#### 11.1.1.5 TI Precision Designs

TI Precision Designsは、TIの高精度アナログ・アプリケーションの専門家により作成されたアナログ・ソリューションで、多くの有用な回路に関して、動作理論、コンポーネント選択、シミュレーション、完全なPCB回路図とレイアウト、部品表、性能測定結果を提供します。TI Precision Designsは、http://www.ti.com/ww/en/analog/precision-designs/からオンラインで入手できます。

### 11.1.1.6 WEBENCH® Filter Designer

WEBENCH® Filter Designerは単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。WEBENCH Filter Designerを使用すると、TIのベンダ・パートナーからのTI製オペアンプやパッシブ・コンポーネントを使用して、最適なフィルタ設計を作成できます。



### デバイス・サポート (continued)

WEBENCH® Filter Designerは、WEBENCH® Design CenterからWebベースのツールとして利用でき、包括的な複数段アクティブ・フィルタ・ソリューションをわずか数分で設計、最適化、シミュレーションできます。

### 11.2 ドキュメントのサポート

#### 11.2.1 関連資料

以下に示すドキュメントはOPA169xの使用に関連しており、参照用にお勧めします。すべてのドキュメントは、特に記述のない限りwww.ti.comからダウンロードできます。

- 『アンプにおけるソース抵抗とノイズの考慮事項』
- 『オペアンプの単一電源動作』
- 『オペアンプの性能分析』
- 『アンプのチューニング』
- 『フィードバック・プロットによるオペアンプAC性能の定義』
- 『業務用オーディオ向けのアクティブ・ボリューム・コントロール』

### 11.3 関連リンク

表 4 に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

#### 表 4. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ	
OPA1692	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック	

### 11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

### 11.6 商標

SoundPlus, TINA-TI, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

TINA. DesignSoft are trademarks of DesignSoft. Inc.

All other trademarks are the property of their respective owners.

#### 11.7 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。



### 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 2-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ MSL rating/		Op temp (°C)	Part marking	
	(1)	(2)			(3)	Ball material	Peak reflow		(6)	
						(4)	(5)			
OPA1692ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1692	
OPA1692ID.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1692	
OPA1692IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1692	
OPA1692IDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1692	
OPA1692IDGKT	Active	Production	ction VSSOP (DGK)   8	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1692
OPA1692IDGKT.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1692	
OPA1692IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1692	
OPA1692IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1692	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



### PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Dec-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1692IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
OPA1692IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1692IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
OPA1692IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1692IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 3-Dec-2025




#### \*All dimensions are nominal

7 til dillionorio di o monimiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1692IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA1692IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA1692IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
OPA1692IDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
OPA1692IDR	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Dec-2025

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA1692ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA1692ID.B	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月