


# OPA4991-EP 40V レール・ツー・レール入出力、低オフセット電圧、低ノイズ・オペアンプ、強化プラスチック封止

## 1 特長

- 改良型プラスチック・パッケージ
  - 単一の制御されたベースライン
  - 単一の製造、アセンブリ、テスト施設
  - 金線
  - NiPdAu リード仕上げ
  - 軍用温度範囲 (-55°C~125°C) で利用可能
  - 長い製品ライフ・サイクル
  - 製品変更通知期間の延長
  - 製品のトレーサビリティ
  - モールド・コンパウンドの改良による低いガス放出
- 低いオフセット電圧:  $\pm 125\mu\text{V}$
- 低いノイズ: 1kHz 時に  $10.8\text{nV}/\sqrt{\text{Hz}}$
- 大きい同相除去比: 130dB
- 小さいバイアス電流:  $\pm 10\text{pA}$
- レール・ツー・レール入出力
- 広い帯域幅: 4.5MHz GBW
- 高いスルーレート: 21V/μs
- 高い容量性負荷駆動能力: 1nF
- 多重化対応 / コンパレータ入力
- 低い静止電流: 560μA (アンプ 1 個あたり)
- 広い電源範囲:  $\pm 1.35\text{V}$ ~ $\pm 20\text{V}$ 、2.7V~40V
- 堅牢な EMIRR 性能: 入力ピンと電源ピンの EMI/RFI フィルタ

## 2 アプリケーション

- 陸上移動無線
- ソナー
- 低消費電力オーディオ・プリアンプ
- 多重化データ収集システム
- 試験および計測機器
- ADC ドライバ・アンプ
- SAR ADC リファレンス・バッファ
- プログラマブル・ロジック・コントローラ
- ハイサイドおよびローサイド電流センシング



OPA4991-EP による高電圧信号チェーン



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参考ください。

## Table of Contents

<b>1 特長</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>23</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>24</b>
<b>3 概要</b> .....	<b>1</b>	8.1 Application Information.....	<b>24</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Applications.....	<b>24</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.3 Power Supply Recommendations.....	<b>25</b>
<b>6 Specifications</b> .....	<b>4</b>	8.4 Layout.....	<b>26</b>
6.1 Absolute Maximum Ratings.....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>28</b>
6.2 ESD Ratings.....	<b>4</b>	9.1 Device Support.....	<b>28</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	9.2 Documentation Support.....	<b>28</b>
6.4 クワッド・チャネルの熱に関する情報.....	<b>4</b>	9.3 Receiving Notification of Documentation Updates.....	<b>28</b>
6.5 Electrical Characteristics.....	<b>5</b>	9.4 サポート・リソース.....	<b>28</b>
6.6 Typical Characteristics.....	<b>7</b>	9.5 Trademarks.....	<b>28</b>
<b>7 Detailed Description</b> .....	<b>14</b>	9.6 Electrostatic Discharge Caution.....	<b>29</b>
7.1 Overview.....	<b>14</b>	9.7 Glossary.....	<b>29</b>
7.2 Functional Block Diagram.....	<b>14</b>	<b>10 Mechanical, Packaging, and Orderable</b>	
7.3 Feature Description.....	<b>15</b>	<b>Information</b> .....	<b>30</b>


## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision A (August 2022) to Revision B (November 2022)</b>	<b>Page</b>
• 熱抵抗値を更新.....	<b>4</b>
• Increased maximum output voltage swing ( $V_s = 40$ V, $RL = 10$ k) from 55 mV to 70 mV.....	<b>5</b>

<b>Changes from Revision * (June 2022) to Revision A (August 2022)</b>	<b>Page</b>
• デバイス・ステータスを「事前情報」から「量産データ」に変更 .....	<b>1</b>
• 「製品情報」表の SOT-23 (14) パッケージからプレビューの注を削除 .....	<b>1</b>

## 5 Pin Configuration and Functions



**图 5-1. OPA4991-EP DYY Package  
14-Pin SOT-23  
(Top View)**

**表 5-1. Pin Functions: OPA4991-EP**

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1+	3	I	Noninverting input, channel 1
IN1-	2	I	Inverting input, channel 1
IN2+	5	I	Noninverting input, channel 2
IN2-	6	I	Inverting input, channel 2
IN3+	10	I	Noninverting input, channel 3
IN3-	9	I	Inverting input, channel 3
IN4+	12	I	Noninverting input, channel 4
IN4-	13	I	Inverting input, channel 4
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
OUT3	8	O	Output, channel 3
OUT4	14	O	Output, channel 4
V+	4	—	Positive (highest) power supply
V-	11	—	Negative (lowest) power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	42	V
Signal input pins	Common-mode voltage <sup>(3)</sup>	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage <sup>(3)</sup>		$V_S + 0.2$	V
	Current <sup>(3)</sup>	-10	10	mA
Output short-circuit <sup>(2)</sup>		Continuous		
Operating ambient temperature, $T_A$		-55	150	°C
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package. This device has been designed to limit *electrical* damage due to excessive output current, but extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual *thermal* destruction. See the [セクション 7.3.3](#) for more information.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_S$	Supply voltage, $(V+) - (V-)$	2.7	40	V
$V_I$	Input voltage range	$(V-) - 0.1$	$(V+) + 0.1$	V
$T_A$	Specified ambient temperature	-55	125	°C

### 6.4 クワッド・チャネルの熱に関する情報

熱評価基準 <sup>(1)</sup>		OPA4991-EP	単位
		DYY (SOT-23)	
		14 ピン	
$R_{\theta JA}$	接合部から周囲への熱抵抗	121.6	°C/W
$R_{\theta JC(top)}$	接合部からケース (上面) への熱抵抗	53.6	°C/W
$R_{\theta JB}$	接合部から基板への熱抵抗	47.8	°C/W
$\Psi_{JT}$	接合部から上面への熱特性パラメータ	2.1	°C/W
$\Psi_{JB}$	接合部から基板への熱特性パラメータ	47.6	°C/W
$R_{\theta JC(bot)}$	接合部からケース (底面) への熱抵抗	N/A	°C/W

- (1) 従来および最新の熱測定基準の詳細については、アプリケーション・レポート『半導体および IC パッケージの熱評価基準』、[SPRA953](#) を参照してください。

## 6.5 Electrical Characteristics

For  $V_S = (V+) - (V-) = 2.7 \text{ V}$  to  $40 \text{ V}$  ( $\pm 1.35 \text{ V}$  to  $\pm 20 \text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{O\ UT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage	$V_{CM} = V_-$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	$\pm 125$	$\pm 895$	$\mu\text{V}$	
					$\pm 925$		
$dV_{OS}/dT$	Input offset voltage drift		$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	$\pm 0.3$		$\mu\text{V}/^\circ\text{C}$	
PSRR	Input offset voltage versus power supply	$V_{CM} = V_-$ , $V_S = 4 \text{ V}$ to $40 \text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	$\pm 0.3$	$\pm 1$	$\mu\text{V}/\text{V}$	
		$V_{CM} = V_-$ , $V_S = 2.7 \text{ V}$ to $40 \text{ V}$ <sup>(2)</sup>		$\pm 1$	$\pm 5$		
	Channel separation	$f = 0 \text{ Hz}$		5		$\mu\text{V}/\text{V}$	
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current			$\pm 10$		$\text{pA}$	
$I_{os}$	Input offset current			$\pm 10$		$\text{pA}$	
<b>NOISE</b>							
$E_N$	Input voltage noise	$f = 0.1 \text{ Hz}$ to $10 \text{ Hz}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	1.8		$\mu\text{V}_{\text{PP}}$	
				0.3		$\mu\text{V}_{\text{RMS}}$	
$e_N$	Input voltage noise density	$f = 1 \text{ kHz}$		10.8		$\text{nV}/\sqrt{\text{Hz}}$	
		$f = 10 \text{ kHz}$		9.4			
$i_N$	Input current noise	$f = 1 \text{ kHz}$		82		$\text{fA}/\sqrt{\text{Hz}}$	
<b>INPUT VOLTAGE RANGE</b>							
$V_{CM}$	Common-mode voltage range			$(V-) - 0.1$	$(V+) + 0.1$	$\text{V}$	
CMRR	Common-mode rejection ratio	$V_S = 40 \text{ V}$ , $(V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V}$ (Main input pair)	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	107	130	$\text{dB}$	
		$V_S = 4 \text{ V}$ , $(V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V}$ (Main input pair)		82	100		
		$V_S = 2.7 \text{ V}$ , $(V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V}$ (Main input pair) <sup>(2)</sup>		75	95		
		$V_S = 2.7 \text{ V}$ to $40 \text{ V}$ , $(V+) - 1 \text{ V} < V_{CM} < (V+) + 0.1 \text{ V}$ (Aux input pair)		85			
<b>INPUT CAPACITANCE</b>							
$Z_{ID}$	Differential			$100 \parallel 9$		$\text{M}\Omega \parallel \text{pF}$	
$Z_{ICM}$	Common-mode			6 $\parallel$ 1		$\text{T}\Omega \parallel \text{pF}$	
<b>OPEN-LOOP GAIN</b>							
$A_{OL}$	Open-loop voltage gain	$V_S = 40 \text{ V}$ , $V_{CM} = V_-$ , $(V-) + 0.1 \text{ V} < V_O < (V+) - 0.1 \text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	120	145	$\text{dB}$	
					142		
		$V_S = 4 \text{ V}$ , $V_{CM} = V_-$ , $(V-) + 0.1 \text{ V} < V_O < (V+) - 0.1 \text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	104	130		
		$V_S = 2.7 \text{ V}$ , $V_{CM} = V_-$ , $(V-) + 0.1 \text{ V} < V_O < (V+) - 0.1 \text{ V}$ <sup>(2)</sup>	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	101	120		
					118		

## 6.5 Electrical Characteristics (continued)

For  $V_S = (V+) - (V-) = 2.7 \text{ V}$  to  $40 \text{ V}$  ( $\pm 1.35 \text{ V}$  to  $\pm 20 \text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{O\ UT} = V_S / 2$ , unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>FREQUENCY RESPONSE</b>						
GBW	Gain-bandwidth product		4.5			MHz
SR	Slew rate	$V_S = 40 \text{ V}$ , $G = +1$ , $C_L = 20 \text{ pF}$	21			$\text{V}/\mu\text{s}$
$t_S$	Settling time	To 0.01%, $V_S = 40 \text{ V}$ , $V_{STEP} = 10 \text{ V}$ , $G = +1$ , $C_L = 20 \text{ pF}$	2.5			$\mu\text{s}$
		To 0.01%, $V_S = 40 \text{ V}$ , $V_{STEP} = 2 \text{ V}$ , $G = +1$ , $C_L = 20 \text{ pF}$	1.5			
		To 0.1%, $V_S = 40 \text{ V}$ , $V_{STEP} = 10 \text{ V}$ , $G = +1$ , $C_L = 20 \text{ pF}$	2			
		To 0.1%, $V_S = 40 \text{ V}$ , $V_{STEP} = 2 \text{ V}$ , $G = +1$ , $C_L = 20 \text{ pF}$	1			
	Phase margin	$G = +1$ , $R_L = 10 \text{ k}\Omega$ , $C_L = 20 \text{ pF}$	60			$^\circ$
	Overload recovery time	$V_{IN} \times \text{gain} > V_S$	400			ns
THD+N	Total harmonic distortion + noise <sup>(1)</sup>	$V_S = 40 \text{ V}$ , $V_O = 3 \text{ V}_{RMS}$ , $G = 1$ , $f = 1 \text{ kHz}$	0.00021%			
<b>OUTPUT</b>						
	Voltage output swing from rail	Positive and negative rail headroom	$V_S = 40 \text{ V}$ , $R_L = \text{no load}$ <sup>(2)</sup>	5	10	$\text{mV}$
			$V_S = 40 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	50	70	
			$V_S = 40 \text{ V}$ , $R_L = 2 \text{ k}\Omega$	300	350	
			$V_S = 2.7 \text{ V}$ , $R_L = \text{no load}$ <sup>(2)</sup>	1	6	
			$V_S = 2.7 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	5	12	
			$V_S = 2.7 \text{ V}$ , $R_L = 2 \text{ k}\Omega$	25	40	
$I_{SC}$	Short-circuit current			$\pm 75$		mA
$C_{LOAD}$	Capacitive load drive			1000		pF
$Z_O$	Open-loop output impedance	$f = 1 \text{ MHz}$ , $I_O = 0 \text{ A}$		525		$\Omega$
<b>POWER SUPPLY</b>						
$I_Q$	Quiescent current per amplifier	$V_{CM} = V_-$ , $I_O = 0 \text{ A}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$	560	685	$\mu\text{A}$
					750	

(1) Third-order filter; bandwidth = 80 kHz at  $-3 \text{ dB}$ .

(2) Specified by characterization only.

## 6.6 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)



## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




图 6-7. Offset Voltage vs Common-Mode Voltage




图 6-8. Offset Voltage vs Common-Mode Voltage




图 6-9. Offset Voltage vs Power Supply




图 6-10. Open-Loop Gain and Phase vs Frequency




图 6-11. Closed-Loop Gain vs Frequency




图 6-12. Input Bias Current vs Common-Mode Voltage

## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




图 6-13. Input Bias Current vs Temperature




图 6-14. Output Voltage Swing vs Output Current (Sourcing)




图 6-15. Output Voltage Swing vs Output Current (Sinking)




图 6-16. CMRR and PSRR vs Frequency




图 6-17. CMRR vs Temperature (dB)





图 6-18. PSRR vs Temperature (dB)

## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)



## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




图 6-25. Open-Loop Voltage Gain vs Temperature (dB)




图 6-26. Open-Loop Output Impedance vs Frequency




图 6-27. Small-Signal Overshoot vs Capacitive Load




图 6-28. Small-Signal Overshoot vs Capacitive Load






图 6-29. Phase Margin vs Capacitive Load




## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)



## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)



$C_L = 20\text{ pF}$ ,  $G = -1$

图 6-37. Large-Signal Step Response




图 6-38. Short-Circuit Current vs Temperature




图 6-39. Maximum Output Voltage vs Frequency




图 6-40. Channel Separation vs Frequency




图 6-41. EMIRR (Electromagnetic Interference Rejection Ratio) at Inputs vs Frequency

## 7 Detailed Description


### 7.1 Overview

The OPA4991-EP is a new 40-V general purpose operational amplifier.

This device offers excellent DC precision and AC performance, including rail-to-rail input/output, low offset ( $\pm 125 \mu\text{V}$ , typ), low offset drift ( $\pm 0.3 \mu\text{V}/^\circ\text{C}$ , typ), and 4.5-MHz bandwidth.

Unique features such as differential and common-mode input-voltage range to the supply rail, high output current ( $\pm 75 \text{ mA}$ ) and high slew rate (21 V/ $\mu\text{s}$ ) make the OPA4991-EP a robust, high-performance operational amplifier for high-voltage automotive applications.


### 7.2 Functional Block Diagram




## 7.3 Feature Description

### 7.3.1 Input Protection Circuitry

The OPA4991-EP uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. [图 7-1](#) shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in [图 7-2](#). For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.



**图 7-1. OPA4991-EP Input Protection Does Not Limit Differential Input Capability**




**图 7-2. Back-to-Back Diodes Create Settling Issues**

The OPA4991-EP family of operational amplifiers provides a true high-impedance differential input capability for high-voltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device designed for op amp for multichannel, high-switched, input applications. The OPA4991-EP tolerates a maximum differential swing (voltage between inverting and non-inverting pins of the op amp) of up to 40 V, making the device an excellent choice for use as a comparator or in applications with fast-ramping input signals such as data-acquisition systems; see the TI TechNote [MUX-Friendly Precision Operational Amplifiers](#) for more information.

### 7.3.2 EMI Rejection

The OPA4991-EP uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA4991-EP benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. [图 7-3](#) shows the results of this testing on the OPA4991-EP. [表 7-1](#) shows the EMIRR IN+ values for the OPA4991-EP at particular frequencies commonly encountered in real-world applications. The [EMI Rejection](#)

*Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from [www.ti.com](http://www.ti.com).






**图 7-3. EMIRR Testing**

**表 7-1. OPA4991-EP EMIRR IN+ for Frequencies of Interest**

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	73.2 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	82.5 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	89.7 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	93.9 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	95.7 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	98.0 dB

### 7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPA4991-EP is 150°C. Exceeding this temperature causes damage to the device. The OPA4991-EP has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C.  shows an application example for the OPA4991-EP that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature will reach 177°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature.  shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor  $R_L$ . If the condition that caused excessive power dissipation is not removed, the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.




**Figure 7-4. Thermal Protection**


If the device continues to operate at high junction temperatures with high output power over a long period of time, regardless if the device is or is not entering thermal shutdown, the thermal dissipation of the device can slowly degrade performance of the device and eventually cause catastrophic destruction. Designers should be careful to limit output power of the device at high temperatures, or control ambient and junction temperatures under high output power conditions.

### 7.3.4 Capacitive Load and Stability

The OPA4991-EP features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see  and . The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.




**图 7-5. Small-Signal Overshoot vs Capacitive Load  
(10-mV Output Step,  $G = 1$ )**



**图 7-6. Small-Signal Overshoot vs Capacitive Load  
(10-mV Output Step,  $G = -1$ )**

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor,  $R_{ISO}$ , in series with the output, as shown in [图 7-7](#). This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio  $R_{ISO} / R_L$ , and is generally negligible at low output levels. A high capacitive load drive makes the OPA4991-EP an excellent choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in [图 7-7](#) uses an isolation resistor,  $R_{ISO}$ , to stabilize the output of an op amp.  $R_{ISO}$  modifies the open-loop gain of the system for increased phase margin.




**图 7-7. Extending Capacitive Load Drive With the OPA4991-EP**

### 7.3.5 Common-Mode Voltage Range

The OPA4991-EP is a 40-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in [图 7-8](#). The N-channel pair is active for input voltages close to the positive rail, typically  $(V_+) - 1$  V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately  $(V_+) - 2$  V. There is a small transition region, typically  $(V_+) - 2$  V to  $(V_+) - 1$  V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.

[图 6-5](#) shows this transition region for a typical device in terms of input voltage offset in more detail.


For more information on common-mode voltage range and PMOS/NMOS pair interaction, see [Op Amps With Complementary-Pair Input Stages](#) application note.



[图 7-8. Rail-to-Rail Input Stage](#)

### 7.3.6 Phase Reversal Protection

The OPA4991-EP family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA4991-EP is a rail-to-rail input op amp; therefore, the common-mode range can extend beyond the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in [图 7-9](#). For more information on phase reversal, see [Op Amps With Complementary-Pair Input Stages](#) application note.



C016

**图 7-9. No Phase Reversal**

### 7.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. [图 7-10](#) shows an illustration of the ESD circuits contained in the OPA4991-EP (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




图 7-10. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

### 7.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPA4991-EP is approximately 400 ns.

### 7.3.9 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier can exhibit some amount of deviation from the preferred value, like the input offset voltage of the amplifier. These deviations often follow *Gaussian* (bell curve), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the [セクション 6.5](#).




図 7-11. Ideal Gaussian Distribution

図 7-11 shows an example distribution, where  $\mu$ , or *mu*, is the mean of the distribution, and where  $\sigma$ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from  $\mu - \sigma$  to  $\mu + \sigma$ ).

Depending on the specification, values listed in the *typical* column of the [セクション 6.5](#) table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean ( $\mu$ ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ( $\mu + \sigma$ ) to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPA4991-EP, the typical input voltage offset is 125  $\mu$ V, so 68.2% of all OPA4991-EP devices are expected to have an offset from  $-125 \mu$ V to 125  $\mu$ V. At 4  $\sigma$  ( $\pm 500 \mu$ V), 99.9937% of the distribution has an offset voltage less than

$\pm 500 \mu\text{V}$ , which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are specified by TI, and units outside these limits will be removed from production material. For example, the OPA4991-EP family has a maximum offset voltage of 895  $\mu\text{V}$  at 25°C, and even though this corresponds to more than  $5\sigma$  ( $\approx 1$  in 1.7 million units), which is extremely unlikely, any unit with larger offset than 895  $\mu\text{V}$  will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6- $\sigma$  value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and can be an option as a wide guardband to design a system around. In this case, the OPA4991-EP family does not have a maximum or minimum for offset voltage drift, but based on [図 6-2](#) and the typical value of 0.3  $\mu\text{V}/^\circ\text{C}$  in the [セクション 6.5](#), the 6- $\sigma$  value for offset voltage drift is about 1.8  $\mu\text{V}/^\circ\text{C}$  when calculated. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot be sure of the performance of a device. This information must be used only to estimate the performance of a device.

## 7.4 Device Functional Modes

The OPA4991-EP has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V ( $\pm 1.35 \text{ V}$ ). The maximum power supply voltage for the OPA4991-EP is 40 V ( $\pm 20 \text{ V}$ ).

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The OPA4991-EP family offers excellent DC precision and AC performance. These devices operate up to 40-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 4.5-MHz bandwidth and high output drive. These features make the OPA4991-EP a robust, high-performance operational amplifier for high-voltage industrial applications.

### 8.2 Typical Applications

#### 8.2.1 Low-Side Current Measurement

图 8-1 shows the OPA4991-EP configured in a low-side current sensing application. For a full analysis of the circuit shown in 图 8-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *0-A to 1-A Single-Supply Low-Side Current-Sensing Solution*.




图 8-1. OPA4991-EP in a Low-Side, Current-Sensing Application

##### 8.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

### 8.2.1.2 Detailed Design Procedure

The transfer function of the circuit in [図 8-1](#) is given in [式 1](#).

$$V_{\text{OUT}} = I_{\text{LOAD}} \times R_{\text{SHUNT}} \times \text{Gain} \quad (1)$$

The load current ( $I_{\text{LOAD}}$ ) produces a voltage drop across the shunt resistor ( $R_{\text{SHUNT}}$ ). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using [式 2](#).

$$R_{\text{SHUNT}} = \frac{V_{\text{SHUNT\_MAX}}}{I_{\text{LOAD\_MAX}}} = \frac{100\text{mV}}{1\text{A}} = 100\text{m}\Omega \quad (2)$$

Using [式 2](#),  $R_{\text{SHUNT}}$  is calculated to be 100 mΩ. The voltage drop produced by  $I_{\text{LOAD}}$  and  $R_{\text{SHUNT}}$  is amplified by the OPA4991-EP to produce an output voltage of 0 V to 4.9 V. The gain needed by the OPA4991-EP to produce the necessary output voltage is calculated using [式 3](#).


$$\text{Gain} = \frac{(V_{\text{OUT\_MAX}} - V_{\text{OUT\_MIN}})}{(V_{\text{IN\_MAX}} - V_{\text{IN\_MIN}})} \quad (3)$$

Using [式 3](#), the required gain is calculated to be 49 V/V, which is set with resistors  $R_F$  and  $R_G$ . [式 4](#) is used to size the resistors,  $R_F$  and  $R_G$ , to set the gain of the OPA4991-EP to 49 V/V.

$$\text{Gain} = 1 + \frac{(R_F)}{(R_G)} \quad (4)$$

Choosing  $R_F$  as 360 kΩ,  $R_G$  is calculated to be 7.5 kΩ.  $R_F$  and  $R_G$  were chosen as 360 kΩ and 7.5 kΩ because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. [図 8-2](#) shows the measured transfer function of the circuit shown in [図 8-1](#).

### 8.2.1.3 Application Curve



[図 8-2. Low-Side, Current-Sense, Transfer Function](#)

## 8.3 Power Supply Recommendations

The OPA4991-EP is specified for operation from 2.7 V to 40 V ( $\pm 1.35$  V to  $\pm 40$  V); many specifications apply from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in [Typical Characteristics](#).

## 注意

Supply voltages larger than 40 V can permanently damage the device; see the [Absolute Maximum Ratings](#).

Place 0.1- $\mu$ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to [Layout](#).


## 8.4 Layout

### 8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in [图 8-4](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

## 8.4.2 Layout Example



### 図 8-3. Schematic Representation




图 8-4. Operational Amplifier Board Layout for Noninverting Configuration

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Development Support

##### 9.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### 注

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

---

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, [Analog Engineer's Circuit Cookbook: Amplifiers](#) solution guide

Texas Instruments, [AN31 Amplifier Circuit Collection](#) application note

Texas Instruments, [MUX-Friendly Precision Operational Amplifiers](#) application brief

Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers](#) application report

Texas Instruments, [Op Amps With Complementary-Pair Input Stages](#) application note

### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

### 9.5 Trademarks

TINA-TI™ is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

すべての商標は、それぞれの所有者に帰属します。

## 9.6 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.7 Glossary

### TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA4991MDYYREP	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	OPA4991EP
OPA4991MDYYREP.A	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	OPA4991EP
V62/21615-01XE	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	OPA4991EP

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF OPA4991-EP :**

- Catalog : [OPA4991](#)
- Automotive : [OPA4991-Q1](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4991MDYYREP	SOT-23-THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4991MDYYREP	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8

# PACKAGE OUTLINE

DYY0014A

SOT-23-THIN - 1.1 mm max height


PLASTIC SMALL OUTLINE




4224643/D 07/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AB



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4224643/D 07/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

## SOT-23-THIN - 1.1 mm max height

DYY0014A

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 20X

4224643/D 07/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月