


REF34-Q1 低ドリフト、低消費電力、小フットプリントのシリーズ 電圧リファレンス

1 特長

- 下記内容で AEC-Q100 認定済み:
 - デバイス温度グレード 1: -40°C ~ +125°C の動作時周囲温度範囲
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C6
- 初期精度: $\pm 0.05\%$ 以下
- 温度係数: 6ppm/°C 以下
- 動作温度範囲: -40°C ~ +125°C
- 出力電圧オプション: 2.5V、3.0V、3.3V、4.096V、5.0V
- 出力電流: $\pm 10\text{mA}$
- 低い静止電流: 95 μA 以下
- 低いシャットダウン・モード電流: 3 μA 以下
- 広い入力電圧範囲: 12V
- 出力 1/f ノイズ (0.1Hz ~ 10Hz): 3.8 $\mu\text{V}_{\text{pp}}/\text{V}$
- 優れた長期安定性: 25ppm/1000 時間
- 6ピンと5ピンの SOT-23 パッケージ、および8ピンの MSOP パッケージで供給されます

2 アプリケーション

- 車体制御モジュール
- オンボード充電器
- トラクション・インバータ
- バッテリー管理システム
- 先進運転支援システム (ADAS)



簡略回路図

3 概要

REF34-Q1 デバイスは、温度ドリフト係数が小さく (6ppm/°C)、低消費電力で高精度の CMOS 基準電圧です。これらのデバイスの初期精度は $\pm 0.05\%$ で、動作電流が低く、消費電力は 95 μA 未満です。また、これらのデバイスは出力ノイズが 3.8 $\mu\text{V}_{\text{pp}}/\text{V}$ と非常に低いため、高分解能のデータ・コンバータやノイズ低減が重要なシステムにおいて、高いシグナル・インテグリティを維持できます。


これらのデバイスは出力電圧ヒステリシスが小さく、長期的な出力電圧ドリフトも小さいため、安定性とシステムの信頼性がさらに向上します。さらに、小型で動作電流が小さい (95 μA) ため、バッテリー駆動のアプリケーションに最適です。REF34-Q1 にはイネーブル・ピンがあり、デバイスをシャットダウンに設定できます。この状態でのスタンバイ電流はわずか 3 μA で、システムのスタンバイ時の合計消費電力を削減するため役立ちます。

REF34-Q1 ファミリーは、-40°C ~ +125°C の広い温度範囲で動作が規定されています。その他の電圧オプションについては、テキサス・インスツルメンツの営業担当者にお問い合わせください。

デバイス情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
REF34xx-Q1	SOT-23 (6)	2.90mm × 1.60mm
REF34xxS-Q1	SOT-23 (5)	2.90mm × 1.60mm
REF34xx-Q1	VSSOP (8)	4.00mm × 4.00mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



各温度でのドロップアウトと電流負荷との関係



Table of Contents

1 特長	1	10.1 Overview.....	16
2 アプリケーション	1	10.2 Functional Block Diagram.....	16
3 概要	1	10.3 Feature Description.....	16
4 Revision History	2	10.4 Device Functional Modes.....	17
5 Device Comparison Table	3	11 Application and Implementation	18
6 Pin Configuration and Functions	3	11.1 Application Information.....	18
6.1 Pin Functions	3	11.2 Typical Applications.....	18
7 Specifications	4	12 Power Supply Recommendations	23
7.1 Absolute Maximum Ratings	4	13 Layout	23
7.2 ESD Ratings	4	13.1 Layout Guidelines.....	23
7.3 Recommended Operating Conditions	4	13.2 Layout Example.....	23
7.4 Thermal Information	4	14 Device and Documentation Support	25
7.5 Electrical Characteristics	5	14.1 Documentation Support.....	25
8 Typical Characteristics	7	14.2 ドキュメントの更新通知を受け取る方法.....	25
9 Parameter Measurement Information	12	14.3 サポート・リソース.....	25
9.1 Solder Heat Shift.....	12	14.4 Trademarks.....	25
9.2 Long-Term Stability.....	13	14.5 静電気放電に関する注意事項.....	25
9.3 Thermal Hysteresis.....	13	14.6 用語集.....	25
9.4 Power Dissipation.....	14	15 Mechanical, Packaging, and Orderable Information	25
9.5 Noise Performance.....	15		
10 Detailed Description	16		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (August 2020) to Revision C (October 2020)	Page
• Added information for REF34-Q1 DGK Package.....	3
• Added information for REF34xx-Q1 DGK package pin functions.....	3

Changes from Revision A (September 2018) to Revision B (August 2020)	Page
• Added information for REF34xxS-Q1.....	3
• Added information for REF34xxS-Q1.....	3


Changes from Revision * (July 2018) to Revision A (September 2018)	Page
• 事前情報を量産データに変更.....	1

5 Device Comparison Table


PRODUCT ⁽¹⁾		V _{OUT}
REF3425-Q1	REF3425S-Q1	2.5 V
REF3430-Q1	REF3430S-Q1	3.0 V
REF3433-Q1	REF3433S-Q1	3.3 V
REF3440-Q1	REF3440S-Q1	4.096 V
REF3450-Q1	REF3450S-Q1	5.0 V

(1) For full orderable part number please refer to [セクション 15](#).


6 Pin Configuration and Functions



6-1. DBV Package 6-Pin SOT-23 (Top View)



6-2. DBV Package 5-Pin SOT-23 (Top View)



6-3. DGK Package 8-Pin VSSOP (Top View)

6.1 Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	REF34xx-Q1 (DBV)	REF34xxS-Q1 (DBV)	REF34xx-Q1 (DGK)		
GND_F	1	-	3	Ground	Ground force connection
GND_S	2	-	2	Ground	Ground sense connection
GND	-	2	-	Ground	Ground connection
ENABLE	3	-	1	Input	Enable connection. Enables or disables the device.
IN	4	3	8	Power	Input supply voltage connection
OUT_S	5	-	7	Output	Reference voltage output sense connection
OUT_F	6	-	6	Output	Reference voltage output force connection
OUT	-	4	-	Output	Reference voltage output connection
NC	-	1	-	-	Test pin, connect from 0V to 18V
NIC	-	5	4,5	-	No internal connection

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	IN	-0.3	13	V
	EN	-0.3	IN + 0.3	V
Output voltage	V _{OUT}	-0.3	5.5	V
Output short circuit current			20	mA
Operating temperature range, T _A		-55	150	°C
Storage temperature range, T _{stg}		-65	170	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. These are stress ratings only and functional operation of the device at these or any other conditions beyond those specified in the Electrical Characteristics Table is not implied.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V
		Charged-device model (CDM), per AEC Q100-011	±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN	Input Voltage	V _{OUT} + V _{DO} ⁽¹⁾		12	V
EN	Enable Voltage	0		IN	V
I _L	Output Current	-10		10	mA
T _A	Operating Temperature	-40	25	125	°C

- (1) V_{DO} = Dropout voltage

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		REF34-Q1			UNIT
		DBV	DBV	DGK	
		5 PINS	6 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	122.6	122.6	174.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	80.2	80.2	61.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	42	42	95.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	23.2	23.2	8.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	41.9	41.9	93.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

At $V_{IN} = V_{OUT} + V_{DO}$, $C_{OUT} = 10 \mu\text{F}$, $C_{IN} = 0.1 \mu\text{F}$, $I_L = 0 \text{ mA}$, minimum and maximum specifications at $T_A = -40^\circ\text{C}$ to 125°C ; Typical specifications at $T_A = 25^\circ\text{C}$ unless otherwise noted

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
ACCURACY AND DRIFT							
	Output voltage accuracy	$T_A = 25^\circ\text{C}$		-0.05		0.05	%
	Output voltage temperature coefficient (1)				2.5	6	ppm/ $^\circ\text{C}$
LINE & LOAD REGULATION							
$\Delta V_O/\Delta V_{IN}$	Line Regulation	$V_{IN} = V_{OUT} + V_{DO}$ (2) to 12 V			2		ppm/V
		$V_{IN} = V_{OUT} + V_{DO}$ (2) to 12 V				15	
$\Delta V_O/\Delta I_L$	Load Regulation	$I_L = 0 \text{ mA}$ to 10 mA , $V_{IN} = V_{OUT} + V_{DO}$ (3)	Sourcing		20		ppm/mA
			Sourcing			30	
		$I_L = 0 \text{ mA}$ to -10 mA , $V_{IN} = V_{OUT} + V_{DO}$ (3)	Sinking, REF3425-Q1		40		
			Sinking, REF3430-Q1		43		
			Sinking, REF3433-Q1		48		
			Sinking, REF3440-Q1		60		
			Sinking, REF3450-Q1		70		
			Sinking, REF3425-Q1		70		
			Sinking, REF3430-Q1		75		
			Sinking, REF3433-Q1		84		
Sinking, REF3440-Q1		98					
Sinking, REF3450-Q1		140					
NOISE							
e_{np-p}	Low frequency noise (4)	$0.1 \text{ Hz} \leq f \leq 10 \text{ Hz}$			5		$\mu\text{V p-p/V}$
		$0.1 \text{ Hz} \leq f \leq 10 \text{ Hz}$ (REF3440-Q1 and REF3450-Q1)			3.8		
e_n	Integrated wide band noise	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}$			24		μVrms
e_n	Output voltage noise density	$f = 1 \text{ kHz}$			0.25		ppm/ $\sqrt{\text{Hz}}$
		$f = 1 \text{ kHz}$ (REF3440-Q1 and REF3450-Q1)			0.2		
LONG TERM STABILITY AND HYSTERESIS							
	Long-term stability (5)	DBV Package	0 to 1000h at 35°C		25		ppm
			1000h to 2000h at 35°C		10		
	Long-term stability (5)	DGK Package	0 to 1000h at 35°C		17		
	Output voltage thermal hysteresis (6)	DBV Package	25°C , -40°C , 125°C , 25°C Cycle 1		30		ppm
			25°C , -40°C , 125°C , 25°C Cycle 2		10		
		DGK Package	25°C , -40°C , 125°C , 25°C Cycle 1		20		
			25°C , -40°C , 125°C , 25°C Cycle 2		10		
TURN-ON TIME							
t_{ON}	Turn-on time	0.1% of output voltage settling, $C_L = 10 \mu\text{F}$, REF3425-Q1			2.5		ms
CAPACITIVE LOAD							
C_L	Stable output capacitor range			0.1		10	μF

REF34-Q1

JAJSFQ5C – JULY 2018 – REVISED OCTOBER 2020







At $V_{IN} = V_{OUT} + V_{DO}$, $C_{OUT} = 10 \mu\text{F}$, $C_{IN} = 0.1 \mu\text{F}$, $I_L = 0 \text{ mA}$, minimum and maximum specifications at $T_A = -40^\circ\text{C}$ to 125°C ;
 Typical specifications at $T_A = 25^\circ\text{C}$ unless otherwise noted

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
OUTPUT VOLTAGE					
V_{OUT}	Output voltage	REF3425Q1		2.5	V
		REF3430Q1		3.0	
		REF3433Q1		3.3	
		REF3440Q1		4.096	
		REF3450Q1		5.0	
POWER SUPPLY					
V_{IN}	Input voltage		$V_{OUT} + V_{DO}$	12	V
I_L	Output current capacity	$V_{IN} = V_{OUT} + V_{DO}$ to 12 V	-10	10	mA
I_Q	Quiescent current	Active mode		72	μA
		Shutdown mode (7)		2.5	
V_{DO}	Dropout voltage	$I_L = 0 \text{ mA}$		50	mV
		$I_L = 0 \text{ mA}$		100	
		$I_L = 10 \text{ mA}$		500	
V_{EN}	ENABLE pin voltage (7)	Voltage reference in active mode (EN = 1)		1.6	V
		Voltage reference in shutdown mode (EN = 0)		0.5	
I_{EN}	ENABLE pin leakage current (7)	$V_{EN} = V_{IN} = 12\text{V}$		1	μA
I_{SC}	Short circuit current	$V_{OUT} = 0 \text{ V}$ at $T_A = 25^\circ\text{C}$		18	mA

- (1) Temperature drift is specified according to the box method. See Low Temperature Drift section for more details.
- (2) V_{DO} for line regulation test is 50 mV.
- (3) V_{DO} for load regulation test is 500 mV.
- (4) The peak-to-peak noise measurement is explained in more detail in section Noise Performance.
- (5) Long-term stability measurement procedure is explained in more detail in section Long-Term Stability.
- (6) Thermal hysteresis measurement procedure is explained in more detail in section Thermal Hysteresis.
- (7) Not applicable for REF34S device (DBV - 5 pin package)


8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12\text{ V}$, $I_L = 0\text{ mA}$, $C_L = 10\text{ }\mu\text{F}$, $C_{IN} = 0.1\text{ }\mu\text{F}$ (unless otherwise noted)




8 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12\text{ V}$, $I_L = 0\text{ mA}$, $C_L = 10\ \mu\text{F}$, $C_{IN} = 0.1\ \mu\text{F}$ (unless otherwise noted)




8-7. Load Regulation Sourcing




8-8. Load Regulation Sinking




8-9. Noise Performance 10 Hz to 10 kHz



8-10. Load Transient









8-11. Load Transient



8-12. Load Transient


8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12\text{ V}$, $I_L = 0\text{ mA}$, $C_L = 10\ \mu\text{F}$, $C_{IN} = 0.1\ \mu\text{F}$ (unless otherwise noted)




8 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12\text{ V}$, $I_L = 0\text{ mA}$, $C_L = 10\text{ }\mu\text{F}$, $C_{IN} = 0.1\text{ }\mu\text{F}$ (unless otherwise noted)



8-19. Thermal Hysteresis Distribution (Cycle 1) - DGK Package




8-20. Thermal Hysteresis Distribution (Cycle 2) - DGK Package




Refer to [セクション 9.1](#) for more information

8-21. Solder Heat Shift Distribution - DBV Package




Refer to [セクション 9.1](#) for more information

8-22. Solder Heat Shift Distribution - DGK Package




8-23. Turnon Time (Enable)




8-24. 0.1-Hz to 10-Hz Noise (V_{REF})

8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12\text{ V}$, $I_L = 0\text{ mA}$, $C_L = 10\text{ }\mu\text{F}$, $C_{IN} = 0.1\text{ }\mu\text{F}$ (unless otherwise noted)



8-25. Long Term Stability - 1000 hours (V_{REF}) - DBV Package



8-26. Long Term Stability - 1000 hours (V_{REF}) - DGK Package

9 Parameter Measurement Information

9.1 Solder Heat Shift

The materials used in the manufacture of the REF34-Q1 have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

In order to illustrate this effect, a total of 32 devices were soldered on four printed circuit boards [16 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in [Figure 9-1](#). The printed circuit board is comprised of FR4 material. The board thickness is 1.65 mm and the area is 114 mm × 152 mm. All measurements were taken after baking at 150°C.




Figure 9-1. Reflow Profile

The reference output voltage is measured before and after the reflow process; the typical shift is displayed in [Figure 9-2](#). Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the printed circuit board. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the second pass to minimize its exposure to thermal stress.




Figure 9-2. Solder Heat Shift Distribution, V_{REF} (%) - DBV Package






Figure 9-3. Solder Heat Shift Distribution, V_{REF} (%) - DGK Package

9.2 Long-Term Stability

One of the key parameters of the REF34-Q1 references is long-term stability. Typical characteristic expressed as: curves shows the typical drift value for the REF34-Q1 is 25 ppm from 0 to 1000 hours. This parameter is characterized by measuring 32 units at regular intervals for a period of 1000 hours. It is important to understand that long-term stability is not ensured by design and that the output from the device may shift beyond the typical 25 ppm specification at any time. For systems that require highly stable output voltages over long periods of time, the designer should consider burning in the devices prior to use to minimize the amount of output drift exhibited by the reference over time



9-4. Long Term Stability - 1000 hours (V_{REF}) - DBV Package



9-5. Long Term Stability - 1000 hours (V_{REF}) - DGK Package

9.3 Thermal Hysteresis

Thermal hysteresis is measured with the REF34-Q1 soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Hysteresis can be expressed by 式 1:

$$V_{HYST} = \left(\frac{|V_{PRE} - V_{POST}|}{V_{NOM}} \right) \times 10^6 \text{ (ppm)} \quad (1)$$

where

- V_{HYST} = thermal hysteresis (in units of ppm)
- V_{NOM} = the specified output voltage
- V_{PRE} = output voltage measured at 25°C pre-temperature cycling
- V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range of -40°C to +125°C and returns to 25°C.

Typical thermal hysteresis distribution is as shown in [Figure 9-6](#).




Figure 9-6. Thermal Hysteresis Distribution (V_{REF}) - DBV Package (Cycle 1)




Figure 9-7. Thermal Hysteresis Distribution (V_{REF}) - DBV Package (Cycle 2)




Figure 9-8. Thermal Hysteresis Distribution (V_{REF}) - DGK Package (Cycle 1)




Figure 9-9. Thermal Hysteresis Distribution (V_{REF}) - DGK Package (Cycle 2)

9.4 Power Dissipation

The REF34-Q1 voltage references are capable of source and sink up to 10 mA of load current across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be carefully monitored to ensure that the device does not exceed its maximum power dissipation rating. The maximum power dissipation of the device can be calculated with [Equation 2](#):

$$T_J = T_A + P_D \times R_{\theta JA} \quad (2)$$

where

- P_D is the device power dissipation
- T_J is the device junction temperature
- T_A is the ambient temperature
- $R_{\theta JA}$ is the package (junction-to-air) thermal resistance

Because of this relationship, acceptable load current in high temperature conditions may be less than the maximum current-sourcing capability of the device. In no case should the device be operated outside of its maximum power rating because doing so can result in premature failure or permanent damage to the device.

9.5 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in [Figure 9-10](#). Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care must be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in [Figure 9-10](#).





Figure 9-10. 0.1-Hz to 10-Hz Noise (V_{REF})

10 Detailed Description

10.1 Overview

The REF34-Q1 devices are a family of low-noise, precision bandgap voltage references that are specifically designed for excellent initial voltage accuracy and drift. The [セクション 10.2](#) is a simplified block diagram of the REF34-Q1 showing basic band-gap topology.

10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 Supply Voltage

The REF34-Q1 family of references features an extremely low dropout voltage. For loaded conditions, a typical dropout voltage versus load is shown on the front page. The REF34-Q1 family features a low quiescent current that is extremely stable over changes in both temperature and supply. The typical room temperature quiescent current is 72 μA , and the maximum quiescent current over temperature is just 95 μA . Supply voltages below the specified levels can cause the REF34-Q1 to momentarily draw currents greater than the typical quiescent current. Use a power supply with a fast rising edge and low output impedance to easily prevent this issue.

10.3.2 Low Temperature Drift

The REF34-Q1 devices are designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by [式 3](#):

$$\text{Drift} = \left(\frac{V_{\text{REF(MAX)}} - V_{\text{REF(MIN)}}}{V_{\text{REF}} \times \text{Temperature Range}} \right) \times 10^6 \quad (3)$$

10.3.3 Load Current

The REF34-Q1 family is specified to deliver a current load of ± 10 mA per output. The V_{REF} output of the device are protected from short circuits by limiting the output short-circuit current to 18 mA. The device temperature increases according to 式 4:

$$T_J = T_A + P_D \times R_{\theta JA} \quad (4)$$

where

- T_J = junction temperature ($^{\circ}\text{C}$),
- T_A = ambient temperature ($^{\circ}\text{C}$),
- P_D = power dissipated (W), and
- $R_{\theta JA}$ = junction-to-ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

The REF34-Q1 maximum junction temperature must not exceed the absolute maximum rating of 150°C .

10.4 Device Functional Modes

10.4.1 EN Pin

When the EN pin of the REF34-Q1 is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF34-Q1 can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to $2 \mu\text{A}$ in shutdown mode. The EN pin must not be pulled higher than V_{IN} supply voltage. See Thermal Information for logic high and logic low voltage levels.

11 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

11.1 Application Information

As the REF34-Q1 devices have many applications and setups, there are many situations that this data sheet can not characterize in detail. Basic applications includes positive/negative voltage reference and data acquisition systems.


表 11-1. Typical Applications and Companion ADC/DAC

APPLICATIONS	ADC/DAC/CONTROLLER
ADAS	ADS7828-Q1
HEV/EV	ADS7951-Q1, ADS1120-Q1, ADS1258, BQ76PL455A-Q1

11.2 Typical Applications

11.2.1 Basic Voltage Reference Connection

The circuit shown in [図 11-1](#) shows the basic configuration for the REF34-Q1 references. Connect bypass capacitors according to the guidelines in [セクション 11.2.1.2.1](#).



Copyright © 2017, Texas Instruments Incorporated

図 11-1. Basic Reference Connection

11.2.1.1 Design Requirements

A detailed design procedure is based on a design example. For this design example, use the parameters listed in [表 11-2](#) as the input parameters.

表 11-2. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V_{IN}	12 V
Output voltage V_{OUT}	5 V
REF3450-Q1 input capacitor	1 μ F
REF3450-Q1 output capacitor	10 μ F

11.2.1.2 Detailed Design Procedure

11.2.1.2.1 Input and Output Capacitors

A 1- μ F to 10- μ F electrolytic or ceramic capacitor can be connected to the input to improve transient response in applications where the supply voltage may fluctuate. Connect an additional 0.1- μ F ceramic capacitor in parallel to reduce high frequency supply noise.

A ceramic capacitor of at least a 0.1 μ F must be connected to the output to improve stability and help filter out high frequency noise. An additional 1- μ F to 10- μ F electrolytic or ceramic capacitor can be added in parallel to improve transient performance in response to sudden changes in load current; however, keep in mind that doing so increases the turnon time of the device.

Best performance and stability is attained with low-ESR, low-inductance ceramic chip-type output capacitors (X5R, X7R, or similar). If using an electrolytic capacitor on the output, place a 0.1- μ F ceramic capacitor in parallel to reduce overall ESR on the output.

11.2.1.2.2 4-Wire Kelvin Connections

Current flowing through a PCB trace produces an IR voltage drop, and with longer traces, this drop can reach several millivolts or more, introducing a considerable error into the output voltage of the reference. A 1-inch long, 5-millimeter wide trace of 1-ounce copper has a resistance of approximately 100 m Ω at room temperature; at a load current of 10 mA, this can introduce a full millivolt of error. In an ideal board layout, the reference must be mounted as close as possible to the load to minimize the length of the output traces, and, therefore, the error introduced by voltage drop. However, in applications where this is not possible or convenient, force and sense connections (sometimes referred to as Kelvin sensing connections) are provided as a means of minimizing the IR drop and improving accuracy.

Kelvin connections work by providing a set of high impedance voltage-sensing lines to the output and ground nodes. Because very little current flows through these connections, the IR drop across their traces is negligible, and the output and ground.

It is always advantageous to use Kelvin connections whenever possible. However, in applications where the IR drop is negligible or an extra set of traces cannot be routed to the load, the force and sense pins for both V_{OUT} and GND can simply be tied together, and the device can be used in the same fashion as a normal 3-terminal reference (as shown in [图 9-6](#)).

11.2.1.2.3 V_{IN} Slew Rate Considerations

In applications with slow-rising input voltage signals, the reference exhibits overshoot or other transient anomalies that appear on the output. These phenomena also appear during shutdown as the internal circuitry loses power.


To avoid such conditions, ensure that the input voltage wave-form has both a rising and falling slew rate close to 6 V/ms.

11.2.1.2.4 Shutdown/Enable Feature

The REF34-Q1 references can be switched to a low power shut-down mode when a voltage of 0.5 V or lower is input to the ENABLE pin. Likewise, the reference becomes operational for ENABLE voltages of 1.6 V or higher. During shutdown, the supply current drops to less than 2 μA , useful in applications that are sensitive to power consumption.

If using the shutdown feature, ensure that the ENABLE pin voltage does not fall between 0.5 V and 1.6 V because this causes a large increase in the supply current of the device and may keep the reference from starting up correctly. If not using the shutdown feature, however, the ENABLE pin can simply be tied to the IN pin, and the reference remains operational continuously.

11.2.1.3 Application Curves



11.2.2 Advanced Driver Assistance Systems (ADAS) Microcontroller Connection

11.2.2.1 Basic Voltage Reference Connection

The circuit shown in [Figure 11-4](#) shows the basic configuration for the REF34-Q1 references.




Figure 11-4. ADAS Microcontroller Application

11.2.2.2 Design Requirements

In ADAS applications it is common to use an ADC with a MCU to monitor the voltage rails to the MCU/DSP/FPGAs. In [Figure 11-4](#) the automotive TI Jacinto™ TDA2 MCU is using a ADS7828-Q1 to monitor several analog input signals and in ADAS these signals will be the system power rails. It is important to monitor these power rails because tighter rail requirements allow for further system monitoring and optimization. The REF3425-Q1 is used in this application to provide the precise voltage reference signal. In these systems it is not typical to have calibration and such the most precise low power voltage reference is necessary to be able to measure down to 1% accuracy on key power rails.

For this design example, use the parameters listed in [Table 11-3](#) as the input parameters and desired output parameters.

Table 11-3. Typical Core Voltage Rail Monitoring

SPECIFICATION	REQUIREMENT
Input Voltage V_{IN}	3V
Output Voltage	2.5V
Voltage Power Rail	1V
Max Error on Voltage Power Rail	1%
Temperature Range	-40°C to 125°C

11.2.2.3 Detailed Design Procedure

It is important to keep track of the error margin in this system to make sure that the total error of the voltage reference and ADC are less than the maximum 1% error allowed. To calculate the total RSS error of a voltage reference use [Equation 5](#).

$$\text{Error}_{V_{REF}}|_{\text{Total}} = \sqrt{(\text{Accuracy})^2 + (\text{TempCo})^2 + (\text{TempHyst})^2 + (\text{Long Term Drift})^2 + (1/f \text{ Noise})^2} \quad (5)$$

With the RSS error of the voltage reference, the ADC error needs also needs to be calculated using the RSS method as seen in 式 6. 式 7 can then be used to sum both errors. It is important to make sure that only the applicable voltage reference error in relation to the measured signal is used.

$$\begin{aligned} \text{Total Unadjusted Error} &= \text{Error}_{\text{ADC}}|_{\text{Total}} \\ &= \sqrt{(\text{Gain Error})^2 + (\text{Offset Error})^2 + (\text{INL Error})^2 + (\text{DNL Error})^2} \end{aligned} \quad (6)$$

$$\text{Error}_{\text{VREF+ADC}}|_{\text{Total}} = \sqrt{(\text{Error}_{\text{VREF@AIN}}|_{\text{Total}})^2 + (\text{Error}_{\text{ADC}}|_{\text{Total}})^2} \quad (7)$$

11.2.2.4 Enable Feature in ADAS


In ADAS applications it is important to have a low quiescent current when the automotive application does not require the ADAS system to be in use. This creates a need for a low standby power so the battery life is preserved but there is also need for the system to still be readily available to start-up with minimal delays. In such situations the MCU and other systems will go into a standby mode to ensure that the power consumption is lowered to the absolute minimum. The REF3425-Q1 offers an enable pin that can be controlled by the MCU to activate shutdown mode with causes the REF3425-Q1 to go into stand by and consume 3 μA (maximum) and allow for a longer battery life.

12 Power Supply Recommendations

The REF34-Q1 family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 50 mV above the output voltage. TI recommends a supply bypass capacitor ranging between 0.1 μF to 10 μF .


13 Layout

13.1 Layout Guidelines



13-1 illustrates an example of a PCB layout for a data acquisition system using the REF34-Q1. Some key considerations are:

- Connect low-ESR, 0.1- μF ceramic bypass capacitors at V_{IN} , V_{REF} of the REF34-Q1.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

13.2 Layout Example




13-1. Layout Example (REF34xx-Q1 DBV Package)




13-2. Layout Example (REF34xxS-Q1 DBV Package)




图 13-3. Layout Example (REF34xx-Q1 DGK Package)

14 Device and Documentation Support

14.1 Documentation Support

14.1.1 Related Documentation

For related documentation see the following:

- [INA21x Voltage Output, Low- or High-Side Measurement, Bidirectional, Zero-Drift Series, Current-Shunt Monitors](#)
- [Low-Drift Bidirectional Single-Supply Low-Side Current Sensing Reference Design](#)

14.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

14.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

14.4 Trademarks

Jacinto™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

14.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

14.6 用語集

[TI 用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
REF3425QDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OLC
REF3425QDBVRQ1.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OLC
REF3425QDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2E93
REF3425QDGKRQ1.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2E93
REF3425SQDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D6C
REF3425SQDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D6C
REF3430QDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OMC
REF3430QDBVRQ1.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OMC
REF3430QDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FW3
REF3430QDGKRQ1.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FW3
REF3430SQDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D7C
REF3430SQDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D7C
REF3433QDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1ONC
REF3433QDBVRQ1.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1ONC
REF3433QDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FV3
REF3433QDGKRQ1.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FV3
REF3433SQDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D8C
REF3433SQDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D8C
REF3440QDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OOC
REF3440QDBVRQ1.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OOC
REF3440QDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FQ3
REF3440QDGKRQ1.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FQ3
REF3440SQDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D9C
REF3440SQDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D9C
REF3450QDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OPC
REF3450QDBVRQ1.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OPC
REF3450QDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FX3
REF3450QDGKRQ1.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FX3
REF3450SQDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2DAC

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
REF3450SQDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2DAC

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF3425QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3425QDQKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3425SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3430QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3430QDQKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3430SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3433QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3433QDQKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3433SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3440QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3440QDQKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3440SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3450QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3450QDQKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3450SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF3425QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3425QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3425SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3430QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3430QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3430SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3433QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3433QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3433SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3440QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3440QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3440SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3450QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3450QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3450SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月