

# SN54BCT126A, SN74BCT126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS252A – SEPTEMBER 1988 – REVISED APRIL 1994

- State-of-the-Art BiCMOS Design  
Significantly Reduces  $I_{CCZ}$
- ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015
- 3-State Outputs Drive Bus Lines or Buffer  
Memory Address Registers
- Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK) and Flatpacks (W), and  
Standard Plastic and Ceramic 300-mil  
DIPs (J, N)

## description


The 'BCT126A bus buffer features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

The SN54BCT126A is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74BCT126A is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT Y
OE	A	
H	H	H
H	L	L
L	X	Z

SN54BCT126A . . . J OR W PACKAGE  
SN74BCT126A . . . D OR N PACKAGE  
(TOP VIEW)



SN54BCT126A . . . FK PACKAGE  
(TOP VIEW)




NC – No internal connection

# SN54BCT126A, SN74BCT126A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS252A – SEPTEMBER 1988 – REVISED APRIL 1994

## logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Pin numbers shown are for the J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### **recommended operating conditions**

		SN54BCT126A			SN74BCT126A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>IK</sub>	Input clamp current			-18			-18	mA
I <sub>OH</sub>	High-level output current			-12			-15	mA
I <sub>OL</sub>	Low-level output current			48			64	mA
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

SN54BCT126A, SN74BCT126A  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS

SCBS252A – SEPTEMBER 1988 – REVISED APRIL 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54BCT126A			SN74BCT126A			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 4.5 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -3 \text{ mA}$	2.4	3.3	2.4	3.3		V
		$I_{OH} = -12 \text{ mA}$	2	3.2				
		$I_{OH} = -15 \text{ mA}$			2	3.1		
$V_{OL}$	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 48 \text{ mA}$	0.38	0.55				V
		$I_{OL} = 64 \text{ mA}$					0.42 0.55	
$I_I$	$V_{CC} = 0$ , $V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$	$V_{CC} = 5.5 \text{ V}$ , $V_I = 2.7 \text{ V}$			35			25	$\mu\text{A}$
$I_{IL}$	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.5 \text{ V}$			-20			-20	$\mu\text{A}$
$I_{OZH}$	$V_{CC} = 5.5 \text{ V}$ , $V_O = 2.7 \text{ V}$			50			50	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 5.5 \text{ V}$ , $V_O = 0.5 \text{ V}$			-50			-50	$\mu\text{A}$
$I_{OS}^{\ddagger}$	$V_{CC} = 5.5 \text{ V}$ , $V_O = 0$	-100	-225	-100	-225			mA
$I_{CCH}$	$V_{CC} = 5.5 \text{ V}$ , Outputs open		21	33	21	33		mA
$I_{CCL}$	$V_{CC} = 5.5 \text{ V}$ , Outputs open		35	51	35	51		mA
$I_{CCZ}$	$V_{CC} = 5.5 \text{ V}$ , Outputs open		5	10	5	10		mA
$C_i$	$V_{CC} = 5 \text{ V}$ , $V_I = 2.5 \text{ V}$ or $0.5 \text{ V}$		4		4			pF
$C_o$	$V_{CC} = 5 \text{ V}$ , $V_O = 2.5 \text{ V}$ or $0.5 \text{ V}$		9		9			pF

† All typical values are at  $V_{CC} = 5 \text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

**switching characteristics (see Note 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R1 = 500 \Omega$ , $R2 = 500 \Omega$ , $T_A = 25^\circ\text{C}$	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R1 = 500 \Omega$ , $R2 = 500 \Omega$ , $T_A = \text{MIN to MAX}^{\$}$			UNIT	
			'BCT126A			SN54BCT126A	SN74BCT126A	
			MIN	TYP	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1.5	3.6	4.9	1.5	5.6	1.5 6.3
$t_{PHL}$			2.7	5.3	6.9	2.7	7.7	2.7 7.4
$t_{PZH}$	OE	Y	2.6	4.8	6.4	2.6	7.2	2.6 7.9
$t_{PZL}$			3.7	6.4	8.3	3.7	10.5	3.7 10
$t_{PHZ}$	OE	Y	3.2	6.6	8.2	3.2	9.6	3.2 10
$t_{PLZ}$			3.4	6.5	8	3.4	12.3	3.4 10.7

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9088901M2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901M2A SNJ54BCT126AFK
5962-9088901MCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901MC A SNJ54BCT126AJ
5962-9088901MDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901MD A SNJ54BCT126AW
SNJ54BCT126AJ	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54BCT126AJ
SNJ54BCT126AJ.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54BCT126AJ
SNJ54BCT126AFK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901M2A SNJ54BCT126AFK
SNJ54BCT126AFK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901M2A SNJ54BCT126AFK
SNJ54BCT126AJ	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901MC A SNJ54BCT126AJ
SNJ54BCT126AJ.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901MC A SNJ54BCT126AJ
SNJ54BCT126AW	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901MD A SNJ54BCT126AW
SNJ54BCT126AW.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9088901MD A SNJ54BCT126AW

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

**(2) Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

**(3) RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

**(4) Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**(5) MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

**(6) Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
5962-9088901M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9088901MDA	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54BCT126AFK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54BCT126AFK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54BCT126AW	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54BCT126AW.A	W	CFP	14	25	506.98	26.16	6220	NA

# GENERIC PACKAGE VIEW


**FK 20**

**LCCC - 2.03 mm max height**

**8.89 x 8.89, 1.27 mm pitch**

**LEADLESS CERAMIC CHIP CARRIER**

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4229370VA\

# GENERIC PACKAGE VIEW

**J 14**


**CDIP - 5.08 mm max height**

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4040083-5/G




# PACKAGE OUTLINE

J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

## NOTES:


1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

# EXAMPLE BOARD LAYOUT



J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE




LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE: 5X



4214771/A 05/2017

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



4040180-2/F 04/14

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL-STD 1835 GDFP1-F14

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025