









SN54HC541, SN74HC541

JAJSOM7E - JANUARY 1996 - REVISED MAY 2022

# SNx4HC5413ステート出力、オクタル・バッファ/ライン・ドライバ

# 1 特長

- 広い動作電圧範囲:2V~6V
- バス・ラインを直接、または最大 15 の LSTTL 負荷を 駆動する大電流 3 ステート出力
- 低い消費電力、最大 I<sub>CC</sub>:80µA
- t<sub>nd</sub> = 10ns (標準値)
- 5V で ±6mA の出力駆動能力
- 低い入力電流:最大値 1µA
- データ・フロースルーのピン配置 (すべての入力は出力の反対側)

# 2 アプリケーション

- LED
- ・サーバー
- PC およびノートパソコン
- ウェアラブルな健康機器
- · 電子 POS

# 3 概要


これらのオクタル・バッファおよびライン・ドライバは、SNx4HC541 デバイスの性能を備え、入力と出力がパッケージを挟んで反対側に位置するようにピンを配置しています。この配置のおかげで、プリント基板のレイアウトが非常に簡単です。

3 ステート出力は、2 入力 NOR ゲートによって制御されます。いずれかの出力イネーブル (OE1 または OE2) 入力が High の場合、8 つの出力はすべて高インピーダンス状態になります。SNx4HC541 デバイスは、出力側に真のデータを提供します。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
SN74HC541DW	SOIC (20)	12.80mm × 7.50mm
SN74HC541DB	SSOP (20)	7.20mm × 5.30mm
SN74HC541N	PDIP (20)	24.33mm × 6.35mm
SN74HC541NS	SO (20)	12.60mm × 5.30mm
SN74HC541PW	TSSOP (20)	6.50mm × 4.40mm
SN54HC541J	CDIP (20)	24.20mm × 6.92mm
SN54HC541FK	LCCC (20)	8.89mm × 8.89mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Copyright © 2016, Texas Instruments Incorporated

機能ブロック図



### **Table of Contents**

1 特長	1	6.14 Operating Characteristics	8
2 アプリケーション		6.15 Typical Characteristics	
3 概要		7 Parameter Measurement Information	10
4 Revision History		8 Detailed Description	11
5 Pin Configuration and Functions		8.1 Overview	
Pin Functions		8.2 Functional Block Diagram	11
6 Specifications		8.3 Feature Description	11
6.1 Absolute Maximum Ratings		8.4 Device Functional Modes	11
6.2 ESD Ratings		9 Application and Implementation	12
6.3 Recommended Operating Conditions		9.1 Application Information	12
6.4 Thermal Information		9.2 Typical Application	12
6.5 Electrical Characteristics, T <sub>A</sub> = 25°C		10 Power Supply Recommendations	14
6.6 Electrical Characteristics, SN54HC541		11 Layout	
6.7 Electrical Characteristics, SN74HC541		11.1 Layout Guidelines	
6.8 Switching Characteristics, $C_1 = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$		11.2 Layout Example	
6.9 Switching Characteristics, C <sub>L</sub> = 50 pF,		12 Device and Documentation Support	
SN54HC541	7	12.1 Related Links	
6.10 Switching Characteristics, C <sub>L</sub> = 50 pF,		12.2 Receiving Notification of Documentation Updates	з <mark>15</mark>
SN74HC541	7	12.3 サポート・リソース	15
6.11 Switching Characteristics, C <sub>L</sub> = 150 pF, T <sub>A</sub> =		12.4 Trademarks	15
25°C	7	12.5 Electrostatic Discharge Caution	
6.12 Switching Characteristics, C <sub>I</sub> = 150 pF,		12.6 Glossary	15
SN54HC541	8	13 Mechanical, Packaging, and Orderable	
6.13 Switching Characteristics, C <sub>L</sub> = 150 pF,		Information	15
SN74HC541	8		


# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


# 



# **5 Pin Configuration and Functions**



DB, DW, N, NS, J, or PW Package 20-Pin SSOP, SOIC, PDIP, SO, CDIP, or TSSOP Top View



FK Package 20-Pin LCCC Top View

#### **Pin Functions**

F	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	OE1	I	Output enable (active low) Both $\overline{\text{OE}}$ must be low to enable outputs
2	A1	I	Channel 1 input
3	A2	I	Channel 2 input
4	A3	I	Channel 3 input
5	A4	I	Channel 4 input
6	A5	I	Channel 5 input
7	A6	I	Channel 6 input
8	A7	I	Channel 7 input
9	A8	I	Channel 8 input
10	GND	_	Ground
11	Y8	0	Channel 8 output
12	Y7	0	Channel 7 output
13	Y6	0	Channel 6 output
14	Y5	0	Channel 5 output
15	Y4	0	Channel 4 output
16	Y3	0	Channel 3 output
17	Y2	0	Channel 2 output
18	Y1	0	Channel 1 output
19	OE2	I	Output enable (active low) both $\overline{\text{OE}}$ must be low to enable outputs
20	V <sub>CC</sub>	_	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



## **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub>		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±35	mA
	Continuous current through V <sub>CC</sub> or GND			±70	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

See note(1)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V
		V <sub>CC</sub> = 6 V	4.2			
		V <sub>CC</sub> = 2 V			0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
VI	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000	
Δt/Δν	Input transition rise and fall time	V <sub>CC</sub> = 4.5 V			500	ns
		V <sub>CC</sub> = 6 V			400	
<b>T</b>	Operating free-air temperature	SN54HC541	-55		125	°C
T <sub>A</sub>		SN74HC541	-40		85	C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.4 Thermal Information**

		SN74HC541						
		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)		
THERMAL METRIC		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	122.7	109.1	84.6	113.4	131.8	°C/W	
R <sub>θJC (top)</sub>	Junction-to-case (top) thermal resistance	81.6	76	72.5	78.6	72.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	77.5	77.6	65.3	78.4	82.8	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	46.1	51.5	55.3	47.1	21.5	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics, T<sub>A</sub> = 25°C

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			2 V	1.9	1.998		
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9	5.999		V
		I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		
	$V_I = V_{IH}$ or $V_{IL}$		2 V	0.002		0.1	
		$I_{OL}$ = 20 $\mu A$	4.5 V	0.001		0.1	
V <sub>OL</sub>			6 V	0.001		0.1	V
		I <sub>OL</sub> = 6 mA	4.5 V	0.17		0.26	
		I <sub>OL</sub> = 7.8 mA	6 V	0.15		0.26	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0		6 V	±0.1		±100	nA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0		6 V	±0.01		±0.5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			8	μA
Ci			2 V to 6 V		3	10	pF

## 6.6 Electrical Characteristics, SN54HC541

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP	MAX	UNIT
			2 V	1.9			
		I <sub>OH</sub> = –20 μA	4.5 V	4.4			
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9			V
	-	I <sub>OH</sub> = -6 mA	4.5 V	3.7			
		I <sub>OH</sub> = -7.8 mA	6 V	5.2			

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONI	DITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			2 V			0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 20 μA	4.5 V			0.1		
	$V_I = V_{IH}$ or $V_{IL}$		6 V			0.1	V
		I <sub>OL</sub> = 6 mA	4.5 V			0.4	
		I <sub>OL</sub> = 7.8 mA	6 V			0.4	
I <sub>I</sub>	$V_I = V_{CC}$ or 0		6 V			±1000	nA
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0		6 V			±10	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			160	μΑ
Ci			2 V to 6 V			10	pF

# 6.7 Electrical Characteristics, SN74HC541

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			2 V	1.9			
		$I_{OH} = -20 \mu A$	4.5 V	4.4			
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9			V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.84			
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.34			
			2 V			0.1	
		I <sub>OL</sub> = 20 μA	4.5 V			0.1	
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$		6 V			0.1	V
		I <sub>OL</sub> = 6 mA	4.5 V			0.33	
		I <sub>OL</sub> = 7.8 mA	6 V			0.33	
I <sub>I</sub>	$V_I = V_{CC}$ or 0		6 V			±1000	nA
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0		6 V			±5	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			80	μΑ
Ci			2 V to 6 V			10	pF

# 6.8 Switching Characteristics, $C_L$ = 50 pF, $T_A$ = 25°C

over recommended operating free-air temperature range,  $C_L$  = 50 pF (unless otherwise noted) (see  $\boxtimes$  7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN TYP	MAX	UNIT
			2 V	40	115	
t <sub>pd</sub>	A	Υ	4.5 V	12	23	ns
			6 V	10	20	
			2 V	80	150	
t <sub>en</sub>	ŌĒ	Υ	4.5 V	17	30	ns
			6 V	15	26	
			2 V	40	150	
t <sub>dis</sub>	ŌĒ	Υ	4.5 V	18	30	ns
			6 V	17	26	
			2 V	28	60	
t <sub>t</sub>		Υ	4.5 V	8	12	ns
			6 V	6	10	

# 6.9 Switching Characteristics, $C_L$ = 50 pF, SN54HC541

over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see 🗵 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	MIN TYP N	AX U	UNIT
			2 V		171	
$t_{pd}$	A	Υ	4.5 V		34	ns
			6 V		29	ns
t <sub>en</sub>			2 V		224	
	ŌĒ	Υ	4.5 V		45	1 5 ns 3
			6 V		38	
			2 V		224	
$t_{dis}$	ŌĒ	Υ	4.5 V		45	ns
			6 V		38	
			2 V		90	
t <sub>t</sub>		Υ	4.5 V		18	ns
			6 V		15	

# 6.10 Switching Characteristics, $C_L = 50$ pF, SN74HC541

over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see  $\boxtimes$  7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	MIN TYP M	AX UNIT
			2 V	,	44
t <sub>pd</sub>	A	Υ	4.5 V		29 ns
			6 V		25
t <sub>en</sub>			2 V	,	88
	ŌĒ	Υ	4.5 V		38 ns
			6 V		32
			2 V	,	88
$t_{dis}$	ŌĒ	Υ	4.5 V		38 ns
			6 V		32
			2 V		75
t <sub>t</sub>		Υ	4.5 V		15 ns
			6 V		13

# 6.11 Switching Characteristics, $C_L$ = 150 pF, $T_A$ = 25°C

over recommended operating free-air temperature range, C<sub>L</sub> = 150 pF (unless otherwise noted) (see ⊠ 7-1)

- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	atting have all temperatur	о : ш.:. g о , о <u>г</u>	(4111000 041101 111100 11041			
PARAMETER	FROM TO (OUTPUT)		V <sub>CC</sub>	MIN TYP	MAX	UNIT
			2 V	65	165	
$t_{pd}$	Α	Y	4.5 V	16	33	ns
			6 V	14	28	
			2 V	100	200	
t <sub>en</sub>	ŌĒ	Y	4.5 V	20	40	ns
			6 V	17	34	ns
			2 V	45	210	
t <sub>t</sub>		Y	4.5 V	17	42	ns
			6 V	13	36	
		ľ				ı



# 6.12 Switching Characteristics, $C_L$ = 150 pF, SN54HC541

over recommended operating free-air temperature range,  $C_L$  = 150 pF (unless otherwise noted) (see  $\boxtimes$  7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	MIN TYP MAX	UNIT
			2 V	246	3
t <sub>pd</sub>	A	Y	4.5 V	49	ns
			6 V	42	2
			2 V	298	3
t <sub>en</sub>	ŌĒ	Y	4.5 V	60	ns
			6 V	5	ns
			2 V	315	5
t <sub>t</sub>		Y	4.5 V	63	ns ns
			6 V	53	3

# 6.13 Switching Characteristics, $C_L = 150 pF$ , SN74HC541

over recommended operating free-air temperature range, C<sub>L</sub> = 150 pF (unless otherwise noted) (see Z 7-1)

	ating nee an temperatur	(4111000 04110111100 11041			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN TYP MAX	UNIT
t <sub>pd</sub>			2 V	206	
	A	Υ	4.5 V	41	ns
			6 V	35	
			2 V	250	
t <sub>en</sub>	ŌĒ	Υ	4.5 V	50	ns
			6 V	43	-
			2 V	265	
t <sub>t</sub>		Υ	4.5 V	53	ns
			6 V	45	1


# **6.14 Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	No load	35	pF

Submit Document Feedback

# **6.15 Typical Characteristics**








図 6-2. Typical Delay vs.  $V_{CC}$  for  $C_L$  = 150 pF




## 7 Parameter Measurement Information




PARAI	PARAMETER		CL	S1	S2	
t	tPZH	1 kΩ	50 pF or	Open	Closed	
t <sub>en</sub>	tPZL	1 K52	150 pF	Closed	Open	
4	tPHZ	1 kΩ	50 pF	Open	Closed	
<sup>t</sup> dis	tPLZ	1 K22	50 pr	Closed	Open	
t <sub>pd</sub> or	t <sub>pd</sub> or t <sub>t</sub>		50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- A. C<sub>L</sub> includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


図 7-1. Load Circuit and Voltage Waveforms

## **8 Detailed Description**

#### 8.1 Overview

The SN74HC541 device has 8 inputs and outputs where data from the A inputs go to the Y outputs. The output enables of the device control whether the information from the A inputs go to the Y outputs. These enable pins cause the device to go into high Z if either  $\overline{OE1}$  or  $\overline{OE2}$  are high. The  $\overline{OE}$ s should be tied to  $V_{CC}$  through a pull up resistor to ensure the high impedance state during power up or power down; the minimum value of the resistor is determined by the current sinking capability of the driver.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

図 8-1. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The SNx4HC541 has a wide operating voltage range of 2 V to 6 V. The device has multiple enable pins, and the device pinout enables simple board layout with outputs across from inputs.

#### 8.4 Device Functional Modes

表 8-1 lists the functional modes of the SNx4HC541.

表 8-1. Function Table (Each Buffer/Driver)

	INPUTS	OUTPUT	
OE1	OE2	Y	
L	L	L	L
L	L	Н	Н
Н	X	X	Hi-Z
Х	Н	X	Hi-Z

## 9 Application and Implementation


#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 9.1 Application Information

SN74HC541 is a wide range CMOS device that can be used over large voltage ranges. The device can be used anywhere from 2 to 6 Volts. The device can drive up to 6 mA of current at 5 Volts. This makes it perfect for driving bus lines directly or up to 15 LSTTL Loads. It can be used to drive anything from micro controllers and system logic devices to LEDs.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

図 9-1. Typical Application Diagram

#### 9.2.1 Design Requirements

This device uses CMOS technology and has a wide voltage range. Take care to avoid pulling too much current from the outputs as to not exceed 6 mA. Also, take care to not go over V<sub>CC</sub> voltage to avoid damage to the device.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See (Δt/ΔV) in the セクション 6.3 table.
  - Specified high and low levels: See (VIH and VIL) in the セクション 6.3 table.
  - Inputs should not be pulled above V<sub>CC</sub>.
- 2. Recommended Output Conditions
  - · Load currents should not exceed 6 mA for the part
  - Outputs should not be pulled above V<sub>CC</sub>.



# 9.2.3 Application Curve




図 9-2. Input Transition Time vs. V<sub>CC</sub>

# 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the セクション 6.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1- $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01- $\mu$ F or 0.022- $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1- $\mu$ F and a 1- $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 11 Layout

## 11.1 Layout Guidelines

When using multiple bit logic devices inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The  $\frac{1}{2}$   $\frac{1}{2}$ 

### 11.2 Layout Example




図 11-1. Layout Diagram

# 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 12-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC541	Click here	Click here	Click here	Click here	Click here
SN74HC541	Click here	Click here	Click here	Click here	Click here

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 18-Nov-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/65711BRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65711BRA	Samples
M38510/65711BRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65711BRA	Samples
SN54HC541J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC541J	Samples
SN74HC541DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC541N	Samples
SN74HC541NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC541N	Samples
SN74HC541NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SN74HC541PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541	Samples
SNJ54HC541FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54HC 541FK	Samples
SNJ54HC541J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54HC541J	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2023

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC541, SN74HC541:

Catalog: SN74HC541

Military: SN54HC541

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com 30-Nov-2023


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC541DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC541DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC541NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC541NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 30-Nov-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC541DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC541DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC541DWR	SOIC	DW	20	2000	367.0	367.0 367.0	
SN74HC541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC541NSR	SO	NS	20	2000	367.0 367.0		45.0
SN74HC541NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC541PWR	TSSOP	PW	20	2000	356.0 356.0		35.0
SN74HC541PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Nov-2023

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HC541N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC541NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HC541FK	FK	LCCC	20	55	506.98	12.06	2030	NA

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated