

# SN74AHCT1G32-Q1 車載対応、シングル 2 入力、正論理 OR ゲート

# 1 特長

- 車載アプリケーション向け認定済み
- 動作範囲:4.5V~5.5V
- 最大 t<sub>pd</sub> 9.5ns (5V 時)
- 低消費電力、最大 I<sub>CC</sub>: 20μA
- 出力駆動能力: ±8mA (5V 時)
- ・ 入力は TTL 電圧互換

# 2 アプリケーション

- デジタル信号のイネーブルまたはディセーブル
- インジケータ LED の制御
- 通信モジュールとシステム・コントローラの間の変換


## 3 概要

SN74AHCT1G32-Q1 デバイスはシングル 2 入力正論理 OR ゲートです。このデバイスはブール関数 Y = A + B を 正論理で実行します。

### パッケージ情報

| 部品番号            | パッケージ <sup>(1)</sup> | パッケージ サイズ <sup>(2)</sup> | 本体サイズ <sup>(3)</sup> |
|-----------------|----------------------|--------------------------|----------------------|
|                 | DBV (SOT-23, 5)      | 2.9 mm × 2.8mm           | 2.9mm × 1.6 mm       |
| SN74AHCT1G32-Q1 | DCK (SOT-SC70, 5)    | 2.00mm × 1.25 mm         | 2.00mm × 1.25 mm     |
|                 | DTX (X2SON, 5)       | 1.1 mm × 0.85mm          | 1.1 mm × 0.85mm      |

- (1) 詳細については、「メカニカル、パッケージ、および注文情報」を参 照してください。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。





# **Table of Contents**

| <b>1</b> 特長 1                         | 7.3 Feature Description                 | <mark>7</mark> |
|---------------------------------------|---|----------------|
| <b>2</b> アプリケーション1                    | 7.4 Device Functional Modes             | <mark>7</mark> |
| 3 概要1                                 | 8 Application and Implementation        | 8              |
| 4 Pin Configuration and Functions3    | 8.1 Typical Application                 | 8              |
| 5 Specifications4                     | 8.2 Power Supply Recommendations        | 10             |
| 5.1 Absolute Maximum Ratings4         | 8.3 Layout                              | 10             |
| 5.2 ESD Ratings                       | 9 Device and Documentation Support      | 12             |
| 5.3 Recommended Operating Conditions4 | 9.1 Documentation Support (Analog)      | 12             |
| 5.4 Thermal Information               | 9.2ドキュメントの更新通知を受け取る方法                   | 12             |
| 5.5 Electrical Characteristics5       | 9.3 サポート・リソース                           | 12             |
| 5.6 Switching Characteristics5        | 9.4 Trademarks                          |                |
| 5.7 Operating Characteristics5        | 9.5 静電気放電に関する注意事項                       |                |
| 6 Parameter Measurement Information6  | 9.6 用語集                                 |                |
| 7 Detailed Description7               | 10 Revision History                     |                |
| 7.1 Overview                          | 11 Mechanical, Packaging, and Orderable |                |
| 7.2 Functional Block Diagram7         | Information                             | 13             |



# **4 Pin Configuration and Functions**




図 4-1. DBV or DCK Package, 5-Pin SOT-23 or SOT-SC70 (Top View)




図 4-2. DTX Package, 5-Pin X2SON (Top View)

表 4-1. Pin Functions

| P               | PIN | TYPE1 | DESCRIPTION |  |  |  |  |  |
|-----------------|-----|-------|-------------|--|--|--|--|--|
| NAME            | NO. | ITPET | DESCRIPTION |  |  |  |  |  |
| A               | 1   | I     | Input A     |  |  |  |  |  |
| В               | 2   | I     | Input B     |  |  |  |  |  |
| GND             | 3   | _     | Ground Pin  |  |  |  |  |  |
| Υ               | 4   | 0     | Output Y    |  |  |  |  |  |
| V <sub>CC</sub> | 5   | _     | Power Pin   |  |  |  |  |  |

1. I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

3

Product Folder Links: SN74AHCT1G32-Q1



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

|                  |   |                                       | MIN  | MAX                   | UNIT |
|------------------|---|---------------------------------------|------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage                                    |                                       | -0.5 | 7                     | V    |
| VI               | Input voltage                                     |                                       | -0.5 | 7                     | V    |
| Vo               | Output voltage                                    |                                       | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current                               | V <sub>I</sub> < 0                    |      | -20                   | mA   |
| I <sub>OK</sub>  | Output clamp current                              | $V_O < 0$ or $V_O > V_{CC}$           |      | ±20                   | mA   |
| Io               | Continuous output current                         | V <sub>O</sub> = 0 to V <sub>CC</sub> |      | ±25                   | mA   |
|                  | Continuous current through V <sub>CC</sub> or GND |                                       |      | ±50                   | mA   |
| T <sub>stg</sub> | Storage temperature range                         |                                       | -65  | 150                   | °C   |

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

Note: The input and output voltage ratings may be exceeded if the input and output current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7.

### 5.2 ESD Ratings

|                    |                           |   | VALUE | UNIT |
|--------------------|---------------------------|---|-------|------|
| V                  | Electrostatic discharge   | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±2000 | V    |
| V <sub>(ESD)</sub> | Liecti ostatio discriarge | Charged-Device Model (C5), per AEC Q100-011 , all pins  | ±1000 |      |

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

|                 |                                    | MIN | MAX      | UNIT |
|-----------------|------------------------------------|-----|----------|------|
| V <sub>CC</sub> | Supply voltage                     | 4.5 | 5.5      | V    |
| V <sub>IH</sub> | High-level input voltage           | 2   |          | V    |
| V <sub>IL</sub> | Low-level input voltage            |     | 0.8      | V    |
| VI              | Input voltage                      | 0   | 5.5      | V    |
| Vo              | Output voltage                     | 0   | $V_{CC}$ | V    |
| I <sub>OH</sub> | High-level output current          |     | -8       | mA   |
| I <sub>OL</sub> | Low-level output current           |     | 8        | mA   |
| Δt/Δν           | Input transition rise or fall rate |     | 20       | ns/V |
| T <sub>A</sub>  | Operating free-air temperature     | -40 | 125      | °C   |

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 5.4 Thermal Information

|                 |  | SI           | N74AHCT1G32-0 | <b>Q</b> 1  |      |
|-----------------|--|--------------|---------------|-------------|------|
|                 | THERMAL METRIC <sup>(1)</sup>          | DBV (SOT-23) | DCK (SOT-70)  | DTX (X2SON) | UNIT |
|                 |  | 5 PINS       | 5 PINS        | 5 PINS      |      |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 278          | 289.2         | 184.7       | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

|                                 | PARAMETER                   | TEST Vcc  |                 | T    | T <sub>A</sub> = 25°C |      |     | C to | -40°C to<br>125°C |      | UNIT |
|---------------------------------|-----------------------------|---|-----------------|------|-----------------------|------|-----|------|-------------------|------|------|
|                                 |                             | CONDITIONS  |                 | MIN  | TYP                   | MAX  | MIN | MAX  | MIN               | MAX  |      |
| V <sub>OH</sub>                 | High level output voltage   | I <sub>OH</sub> = -50 μA                                      | 4.5 V           | 4.4  | 4.5                   |      | 4.4 |      | 4.4               |      | V    |
| VOH                             | Tilgit level output voltage | I <sub>OH</sub> = -8 mA                                       | 4.5 V           | 3.94 |                       |      | 3.8 |      | 3.7               |      | V    |
| V <sub>OL</sub>                 | Low level output voltage    | I <sub>OL</sub> = 50 μA                                       | 4.5 V           |      |                       | 0.1  |     | 0.1  |                   | 0.1  | V    |
| V OL                            | Low level output voltage    | I <sub>OL</sub> = 8 mA  | 4.5 V           |      |                       | 0.36 |     | 0.44 |                   | 0.52 | v    |
| II                              | Input leakage current       | V <sub>I</sub> = 5.5 V or<br>GND                              | 0 V to<br>5.5 V |      |                       | ±0.1 |     | ±1   |                   | ±1   | μA   |
| I <sub>CC</sub>                 | Supply current              | $V_I = V_{CC}$ or $I_O = 0$ GND,                              | 5.5 V           |      |                       | 1    |     | 10   |                   | 20   | μА   |
| Δl <sub>CC</sub> <sup>(1)</sup> | Supply-current change       | One input at 3.4 V,<br>Other inputs at V <sub>CC</sub> or GND | 5.5 V           |      |                       | 1.35 |     | 1.5  |                   | 1.65 | mA   |
| C <sub>i</sub>                  | Input Capacitance           | $V_I = V_{CC}$ or GND   | 5 V             |      | 2                     | 10   |     | 10   |                   | 10   | pF   |

<sup>(1)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# **5.6 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER        | FROM                         | то           | LOAD                   | TA         | = 25°C                 |          | -40°C to | 85°C | -40°C to 125°C | UNIT |   |   |     |  |
|------------------|------------------------------|--------------|------------------------|------------|------------------------|----------|----------|------|----------------|------|---|---|-----|--|
| PARAMETER        | (INPUT) (OUTPUT) CAPACITANCE | MIN          | TYP                    | MAX        | MIN                    | MAX      | MIN MAX  | ONIT |                |      |   |   |     |  |
| t <sub>PLH</sub> | A or B                       | V            | C <sub>1</sub> = 15 pF |            | 5                      | 6.9      | 1        | 8    | 9.5            | ns   |   |   |     |  |
| t <sub>PHL</sub> | A OI B                       | ι Ο[ – 10 μι | Α οι Β                 | OL - 13 βi | Ο <sub>L</sub> – 13 βι | OL 10 pi |          |      | 5              | 6.9  | 1 | 8 | 9.5 |  |
| t <sub>PLH</sub> | A or B                       | V            | C. = 50 pE             |            | 5.5                    | 7.9      | 1        | 9    | 10.5           | 1 1  |   |   |     |  |
| t <sub>PHL</sub> | AUID                         | ľ            | $C_L = 50 \text{ pF}$  |            | 5.5                    | 7.9      | 1        | 9    | 10.5           | ns   |   |   |     |  |


# **5.7 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

|          | PARAMETER                     | TEST CO  | NDITIONS  | TYP  | UNIT |
|----------|-------------------------------|----------|-----------|------|------|
| $C_{pd}$ | Power dissipation capacitance | No load, | f = 1 MHz | 11.5 | pF   |



# **6 Parameter Measurement Information**



- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
  - D. The outputs are measured one at a time, with one input transition per measurement.
  - E. All parameters and waveforms are not applicable to all devices.

図 6-1. Load Circuit and Voltage Waveforms

Product Folder Links: SN74AHCT1G32-Q1

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

# 7 Detailed Description

### 7.1 Overview

The SN74AHCT1G32-Q1 device is a single 2-input positive-OR gate. The device performs the Boolean function Y = A + B or  $Y = \overline{A \times B}$  in positive logic.

The device has TTL inputs that allow up translation from 3.3 V to 5 V. The inputs are high impedance when  $V_{CC} = 0 \text{ V}$ .

### 7.2 Functional Block Diagram



図 7-1. Logic Diagram (Positive Logic)

## 7.3 Feature Description

- Slow rise and fall time on outputs allow for low noise outputs.
- TTL inputs Allows up translation from 3.3 V to 5 V

### 7.4 Device Functional Modes

表 7-1. Function Table

| INPU | TS <sup>(1)</sup> | OUTPUT <sup>(2)</sup> |
|------|-------------------|-----------------------|
| Α    | В                 | Y                     |
| Н    | Х                 | Н                     |
| X    | Н                 | Н                     |
| L    | L                 | L                     |

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Typical Application




図 8-1. Typical Application Block Diagram

#### 8.1.1 Design Requirements

#### 8.1.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHCT1G32-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHCT1G32-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74AHCT1G32-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74AHCT1G32-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in the CMOS Power Consumption and Cpd Calculation application note.

Copyright © 2024 Texas Instruments Incorporated



Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

#### 注意

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.1.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$   $V_{t-(min)}$  to be considered a logic LOW, and  $V_{IH(min)}$   $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHCT1G32-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74AHCT1G32-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

The SN74AHCT1G32-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than  $V_{CC}$  or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

### 8.1.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Open-drain outputs can be connected together directly to produce a wired-AND configuration or for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

9

### 8.1.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHCT1G32-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ , so that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

## 8.1.3 Application Curves




図 8-2. Application Timing Diagram

### 8.2 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the セクション 5.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.3 Layout

# 8.3.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



### 8.3.1.1 Layout Example




図 8-3. Example Layout for the SN74AHCT1G32-Q1

11

Product Folder Links: SN74AHCT1G32-Q1



# 9 Device and Documentation Support

# 9.1 Documentation Support (Analog)

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices
  application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

# 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 10 Revision History

# 

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13

Product Folder Links: SN74AHCT1G32-Q1 English Data Sheet: SCLS606

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

1-Nov-2025

www.ti.com

#### PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins   | Package qty   Carrier | RoHS | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|------------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
|                       | . ,    |               |                  |                       | , ,  | (4)                           | (5)                        |              | ``               |
| CAHCT1G32QDBVRQ1      | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes  | SN                            | Level-1-260C-UNLIM         | -40 to 125   | (36GH, B32U)     |
| CAHCT1G32QDBVRQ1.A    | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes  | SN                            | Level-1-260C-UNLIM         | -40 to 125   | (36GH, B32U)     |
| CAHCT1G32QDCKRQ1      | Active | Production    | SC70 (DCK)   5   | 3000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 125   | BGU              |
| CAHCT1G32QDCKRQ1.A    | Active | Production    | SC70 (DCK)   5   | 3000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 125   | BGU              |
| CAHCT1G32WDTXRQ1      | Active | Production    | X2SON (DTX)   5  | 3000   LARGE T&R      | Yes  | SN                            | Level-1-260C-UNLIM         | -40 to 125   | 8                |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 1-Nov-2025

#### OTHER QUALIFIED VERSIONS OF SN74AHCT1G32-Q1:

● Catalog : SN74AHCT1G32

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Oct-2025

## TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device           | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CAHCT1G32QDBVRQ1 | SOT-23          | DBV                | 5 | 3000 | 180.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| CAHCT1G32QDCKRQ1 | SC70            | DCK                | 5 | 3000 | 178.0                    | 9.0                      | 2.4        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |
| CAHCT1G32WDTXRQ1 | X2SON           | DTX                | 5 | 3000 | 180.0                    | 8.4                      | 1.0        | 1.25       | 0.48       | 2.0        | 8.0       | Q1               |


www.ti.com 2-Oct-2025



### \*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CAHCT1G32QDBVRQ1 | SOT-23       | DBV             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| CAHCT1G32QDCKRQ1 | SC70         | DCK             | 5    | 3000 | 190.0       | 190.0      | 30.0        |
| CAHCT1G32WDTXRQ1 | X2SON        | DTX             | 5    | 3000 | 210.0       | 185.0      | 35.0        |






### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月