SN74LV4T125

JAJSOT9C - FEBRUARY 2014 - REVISED JUNE 2022

SN74LV4T125 単電源 4 バッファ・トランスレータ・ゲート、3 ステート出力 CMOS ロジック・レベル・シフタ付き

1 特長

- 5.0V, 3.3V, 2.5V, 1.8V V_{CC} \mathcal{O} 単一電源電圧レベル・シフタ
- 動作範囲:1.8V~5.5V
- 昇圧変換
 - 1.8V V_{CC} で 1.2V⁽¹⁾ から 1.8V
 - 2.5V V_{CC} で 1.5V⁽¹⁾から 2.5V
 - 3.3V V_{CC} で 1.8V⁽¹⁾ から 3.3V
 - 5.0V V_{CC} で 3.3V から 5.0V
- 降圧変換
 - 1.8V V_{CC} で 3.3V から 1.8V
 - 2.5V V_{CC} で 3.3V から 2.5V
 - 3.3V V_{CC} で 5.0V から 3.3V
- ロジック出力は V_{CC} を基準とする
- 3.3V V_{CC} で最大 50MHz での動作が規定
- 入力ピンの許容電圧:5.5V
- 動作温度範囲:-40℃~125℃
- 提供している鉛フリー・パッケージ:SC-70 (RGY) $-3.5 \times 3.5 \times 1 \text{ mm}$
- JESD 17 準拠で 250mA 超のラッチアップ性能
- 標準ロジック・ピン配置をサポート
- loff により部分的パワーダウン・モードでの動作をサポ **-** }
- CMOS 出力 B は AUP125 および LVC125 と互換性 あり。¹

2 アプリケーション

- タブレット
- スマートフォン
- パーソナル・コンピュータ
- 産業用および車載用

3 概要

SN74LV4T125 は低電圧 CMOS バッファ・ゲートで、動 作電圧範囲が広く、ポータブル、テレコム、産業用、車載 の各アプリケーションに対応します。出力レベルは電源電 圧を基準としており、1.8V、2.5V、3.3V、5V の CMOS レ ベルをサポートします。

入力は、低スレッショルド回路を使用して V_{CC} = 3.3V で 1.8V 入力ロジックと一致するように設計されており、1.8V から 3.3V へのレベル・アップ変換に使用できます。また、 5V 許容の入力ピンにより、降圧変換 (例: Vcc = 2.5V で 3.3V 入力から 2.5V 出力) が可能です。Vcc の範囲が 1.8V~5.5V と広いため、目的の出力レベルを発生させて 外部のコントローラまたはプロセッサに接続できます。

SN74LV4T125 デバイスは、8mA の電流駆動能力を持 つように設計されており、高駆動出力によるラインの反射、 オーバーシュート、アンダーシュートを低減します。

製品情報

部品番号 ⁽¹⁾	パッケージ	本体サイズ (公称)	
SN74LV4T125	PW (TSSOP) (14)	5.00mm × 4.40mm	
	RGY (VQFN, 14)	3.50mm×3.50mm	

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。




図 3-1. アプリケーション概略図

 1 より低い V_{CC} 条件については、 V_{IH}/V_{IL} と出力駆動能力を参照してください。




Table of Contents


1	8.2 Functional Block Diagram	10
	8.3 Feature Description	10
	8.4 Device Functional Modes	11
	9 Applications and Implementation	12
	9.1 Application Information	12
	9.2 Typical Application	1 <mark>2</mark>
	10 Power Supply Recommendations	13
	11.1 Layout Guidelines	14
	11.2 Layout Example	14
	12 Device and Documentation Support	15
	12.1 Documentation Support	15
	12.2 Receiving Notification of Documentation Upo	dates15
	12.3 サポート・リソース	15
	12.4 Trademarks	15
	12.5 Electrostatic Discharge Caution	15
	13 Mechanical, Packaging, and Orderable	
	Information	15
	1 1 1 2 2 3 3 4 4 4 5 5 5 6 6 7 7 8 8 8 9 9 10 10 10	1 8.3 Feature Description

С	hanges from Revision B (March 2014) to Revision C (June 2022)	ge
•	「特長」に「loff により部分的パワーダウン・モードでの動作をサポート」を追加。	
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
•	「ESD 定格」表、「ドキュメントの更新通知を受け取る方法」セクション、「サポート・リソース」セクションを追加。	1
C	hanges from Revision A (March 2014) to Revision B (September 2014) Page 1	— ge
•	「特長」を更新	1
•	Updated Pin Functions table.	3
•	Added ESD Ratings table, Thermal Information table, Typical Characteristics section, Pin Configuration and Functions section, Detailed Description section, Power Supply Recommendations section, Layout section,	t
	Receiving Notification of Documentation Updates section, and Community Resources section	
•	Updated Detailed Design Procedure section.	13
С	hanges from Revision * (February 2014) to Revision A (March 2014)	ge
•	1 ページのプレビュー・ドキュメントをフル・バージョンに更新。	1



5 Pin Configuration and Functions





Pin Functions

P	IN	TYPE (1)	DESCRIPTION
NO.	NAME	I I PE (*)	DESCRIPTION
1	1 ŌĒ	I	Enable 1
2	1A	I	Input 1
3	1Y	0	Output 1
4	2 OE	I	Enable 2
5	2A	I	Input 2
6	2Y	0	Output 2
7	GND	_	Ground Pin
8	3Y	0	Output 3
9	3A	I	Input 3
10	3 OE	I	Enable 3
11	4Y	0	Output 4
12	4A	I	Input 4
13	4 ŌE	I	Enable 4
14	V _{CC}	_	Power Pin

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		7	MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7.0	V
VI	Input voltage range ⁽²⁾	put voltage range ⁽²⁾			
\/	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			4.6	V
Vo	Voltage range applied to any output in the high or low state ⁽²⁾			V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±50	mA
Io	Continuous output current			±35	mA
	Continuous current through	Continuous current through V _{CC} or GND			mA
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000]

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.6	5.5	V
VI	Input voltage		0	5.5	V
V	Output voltage	High or Low State	0	V _{CC}	V
Vo	Output voltage	H-Z	0	V _{CC}	V
		V _{CC} = 1.8 V		-3	
	High lovel output ourrent	V _{CC} = 2.5 V		-5	mΛ
I _{OH}	High-level output current	V _{CC} = 3.3 V		-8	mA
		V _{CC} = 5.0 V		-16	
	Laureland autout armout	V _{CC} = 1.8 V		3	
		V _{CC} = 2.5 V		5	mA
I _{OL}	Low-level output current	V _{CC} = 3.3 V		8	ША
		V _{CC} = 5.0 V		16	
		V _{CC} = 1.6 V to 2.0 V		20	
A 4 / A > .	Input transition via ar fall rate	V _{CC} = 2.3 V to 2.7 V		20	ns/V
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V or 3.6 V		20	IIS/V
		V _{CC} = 4.5 V to 5.0 V		20	
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.4 Thermal Information

		SN74L	SN74LV4T125		
	THERMAL METRIC ⁽¹⁾	PW	RGY	UNIT	
		14 PINS	14 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	126.9	52.9		
R _{0JCtop}	Junction-to-case (top) thermal resistance	54.2	67.8		
R _{0JB}	Junction-to-board thermal resistance	68.6	29.0	°C/W	
ΨЈТ	Junction-to-top characterization parameter	7.5	2.6	- C/VV	
ΨЈВ	Junction-to-board characterization parameter	68.0	29.1		
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	_	9.3		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V	$T_A = 25^{\circ}C \qquad T_A = -40^{\circ}C \text{ to } 12$		125°C	UNIT		
	TEO CONDITIONS		Vcc	MIN TYP MAX		MIN MAX			
			V _{CC} = 1.65 V to 1.9 V	0.95		1			
/ _{IH}	High-level input voltage		V_{CC} = 2.3 V to 2.7 V	1.1		1.2		V	
IH			V _{CC} = 3 V to 3.6 V	1.3		1.35		v	
			V_{CC} = 4.5 V to 5.0 V	2		2			
			V_{CC} = 1.65 V to 1.9 V		0.55		0.5		
'IL	Low-level input		V_{CC} = 2.3 V to 2.77 V		0.7		0.6	V	
IL	voltage		V _{CC} = 3 V to 3.6 V		0.85		0.75	V	
			V_{CC} = 4.5 V to 5.5 V		0.9		0.85		
		I _{OH} = –50 μA	V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1		V	
		I _{OH} = -2 mA	V _{CC} = 1.65 V	1.4		1.35		V	
		I _{OH} = -3 mA	V _{CC} = 2.3 V	2.05		2.0		V	
	High-level output	I _{OH} = -5 mA	V _{CC} = 3.0 V	2.7		2.6		V	
ОН	voltage	I _{OH} = –8 mA	V _{CC} = 3.0 V	2.6		2.5		V	
		I _{OH} = –8 mA	V _{CC} = 4.5 V	3.7		3.6		V	
		I _{OH} = -16 mA	V _{CC} - 4.5 V	3.8		3.7		V	
		I _{OH} = -16 mA	V _{CC} = 5.0 V	4.4		4.3		V	
		I _{OL} = 50 μA	V _{CC} = 1.65 V to 5.5 V		0.1		0.1	V	
		1 - 2 mA	V _{CC} = 1.65 V		0.1		0.1	V	
	Low-level output voltage	I _{OH} = 2 mA	V _{CC} = 1.8 V		0.2		0.3	V	
		1 - 2 mA	V _{CC} = 2.3 V		0.2		0.3	V	
		I _{OH} = 3 mA	V _{CC} = 2.5 V		0.25		0.3	V	
OL		I _{OH} = 5 mA	V - 20V		0.35		0.4	V	
		I _{OH} = 8 mA	V _{CC} = 3.0 V		0.4		0.45	V	
		I _{OH} = 8 mA	V _{CC} = 3.3 V		0.45		0.5	V	
		I _{OH} = 8 mA	V - 45V		0.50		0.55		
		I _{OH} = 16 mA	V _{CC} = 4.5 V		0.55		0.55	V	
		I _{OH} = 16 mA	V _{CC} = 5.0 V		0.55		0.55	V	
	Input leakage current	V _I =0 V or V _{CC}	V _{CC} = 0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V		±0.1		±1	μA	
			V _{CC} = 5.0 V		2		20		
	Static supply	$V_I = 0 \text{ V or } V_{CC}$	V _{CC} = 3.3 V		2		20		
C	current	I _O = 0; open on loading	V _{CC} = 2.5 V		2		20	μA	
			V _{CC} = 1.8 V		2		20		
	Additional static	One input at 0.3 V or 3.4 V Other inputs at 0 or V _{CC} , I _O = 0	V _{CC} = 5.5 V		1.25				
I _{CC}	supply current	One input at 0.3 V or 1.1 V Other inputs at 0 or V _{CC} , I _O = 0	V _{CC} = 1.8 V		1.35		1.5	μA	
Z	Off-state (High Impedance State) Output Current	V _O = V _{CC} or GND	V _{CC} = 5.5 V		±0.25		±2.5	μА	
ff	Partial power down current	V _O or V _I = 0 to 5.5 V	V _{CC} = 0 V		0.5		5	μΑ	
i	Input capacitance	V _I = V _{CC} or GND	V _{CC} = 3.3 V		1.6	1.6		pF	
,	Output capacitance	V _O = V _{CC} or GND	V _{CC} = 3.3 V		4.8	4.8		pF	

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see 図 7-1)

PARAMETER	FROM	то	FREQUENCY	\ \ \			T _A = 25°C		T _A = -	65°C to 12	5°C	UNIT						
PARAMETER	(INPUT)	(OUTPUT)	(TYP)	V _{CC}	CL	MIN	TYP	MAX	MIN	TYP	MAX	UNII						
				5.0 V	15 pF		2.8	3.2		3	3.5							
			DC to 50 MHz	3.0 V	30 pF		3	3.5		3	4.5	no						
			DC to 50 MHz	3.3 V	15 pF		4	4.5		5	5.5	ns						
٠.	Any In	Y		3.3 V	30 pF		5	5.5		5.5	6.5							
t _{pd}	Any III	DC to 50 MHz 2.5 V 15 pF 5.5	Ť	5.5	6.5		7	7.5	ns									
			DC 10 30 WI 12	2.5 V	30 pF		6.5	7		7.5	8.5	115						
			DC to 30 MHz	1.8 V	15 pF		10	11		11	12							
			DC 10 30 WI 12	1.0 V	30 pF		11	12		12.5	13	ns						
				5.0 V	15 pF		3.5	4		3.5	4							
			DC to 50 MHz	3.0 V	30 pF		3.8	4.2		4	4.5	ns						
			DC 10 30 WI 12	3.3 V	15 pF		5	5.8		5.8	6.1	115						
-	ŌĒ	Y		3.5 V	30 pF		5.5	6		5.7	6.5							
PZH	OL	'	DC to 50 MHz	2.5 V	15 pF		7.5	8		8.5	9	ns						
			DC 10 30 WI 12	2.5 V	30 pF		8	8.5		9	9.5	115						
			DC to 30 MHz	1.8 V	15 pF		14.5	15		15.5	16.5	ne						
			DC to 30 WHZ	1.0 V	30 pF		15.5	16		16	17	ns						
					5.0 V	15 pF		3	3.5		3.5	4						
	ŌĒ	Y	DC to 50 MHz	3.0 V	30 pF		3.5	4		4	4.5	ns						
+			DC 10 30 WH12	3.3 V	15 pF		5.3	5.6		6	6.2							
				3.5 V	30 pF		5.8	6.2		7	7.5							
t _{PZL}			DC to 50 MHz	DC to 50 MHz	DC to 50 MHz	DC to 50 MHz	DC to 50 MHz	2.5 V	15 pF		8	8.5		9	9.5	ns		
				2.0 V	30 pF		9	9.5		10.5	11	113						
									DC to 30 MHz	1.8 V	15 pF		17	17.5		18	18.5	ns
					DC to 30 WHZ	1.0 V	30 pF		18	18.5		19	20	113				
									5.0 V	15 pF		3	3.5		3.5	4		
			DC to 50 MHz	3.0 V	30 pF		3.5	4		4	4.5	ns						
					3.3 V	15 pF		3.5	4		4.5	5	lis					
L	ŌĒ	Y		3.5 V	30 pF		5	6		6.5	7							
t _{PHZ}	OL	'	DC to 50 MHz	2.5 V	15 pF		5.5	6		6	6.5	ns						
			DC 10 30 WI 12	2.5 V	30 pF		7.5	8		8	9	115						
			DC to 30 MHz	1.8 V	15 pF		7.5	8		8	8.5	ns						
			DC to 30 WH IZ	1.0 V	30 pF		11	12		12	13	115						
				5.0 V	15 pF		2	2.5		2	2.7							
			DC to 50 MHz	3.0 V	30 pF		2	3		2	3.2	ns						
			DC 10 30 WI 12	3.3 V	15 pF		2.3	2.8		2.5	3.2	115						
·	ŌĒ	Y		3.5 V	30 pF		2.8	3.2		3.3	4							
PLZ	J DE	ī	DC to 50 MHz	2.5 V	15 pF		3.3	3.8		3.8	4.2	ns						
			DO 10 30 IVITIZ	2.5 V	30 pF		4	4.3		4.2	5	115						
			DC to 20 MU-	101/	15 pF		5	5.5		5	5.7	no						
			DC to 30 MHz	1.8 V	30 pF		6.5	7		7	8.5	ns						
t _{sk}	Any In	Y	DC to 50 MHz	5.0 V to 2.5 V	15 pF				1		1	ns						
	-SK	1		•	•	DC to 30 MHz	1.8 V	15 pF										



6.7 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


⁽¹⁾ Characteristics are for surface-mount packages only.

6.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	16	pF

6.9 Typical Characteristics



7 Parameter Measurement Information

7.1



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

図 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LVxTxx family was created to allow up- or down-voltage translation with only one power rail. The family has over-voltage tolerant inputs that allow down translation from up to 5.5 V to the V_{CC} level that can be as low as 1.8 V. The family SN74LVxTxx also has a lowered switching threshold that allows it to translate up to the V_{CC} level that can be as high as 5.5 V.

8.1.1 Translating Down

Using these parts to translate down is very simple. Because the inputs are tolerant to 5.5 V at any valid V_{CC} , they can be used to down translate. The input can be any level above V_{CC} up to 5.5 V and the output will equal the V_{CC} level, which can be as low as 1.8 V. One important advantage to down translating using this part is that the I_{CC} current will remain less than or equal to the specified value.

Down translation possibilities with SN74LVxTxx:

- With 1.8-V V_{CC} from 2.5 V, 3.3 V, or 5 V down to 1.8 V.
- With 2.5-V V_{CC} from 3.3 V or 5 V down to 2.5 V.
- With 3.3-V V_{CC} from 5 V down to 3.3 V.


8.1.2 Translating Up

Using the SN74LVxTxx family to translate up is very simple. The input switching threshold is lowered so the high level of the input voltage can be much lower than a typical CMOS V_{IH} . For instance, If the V_{CC} is 3.3 V then the typical CMOS switching threshold would be V_{CC} / 2 or 1.65 V. This means the input high level must be at least $V_{CC} \times 0.7$ or 2.31 V. On the LVxT devices the input threshold for 3.3-V V_{CC} is approximately 1 V. This allows a signal with a 1.8-V V_{IH} to be translated up to the V_{CC} level of 3.3 V.

Up translation possibilities with SN74LVxTxx:

- With 2.5-V V_{CC} from 1.8 V to 2.5 V.
- With 3.3-V V_{CC} from 1.8 V or 2.5 V to 3.3 V.
- With 5-V V_{CC} From 2.5 V or 3.3 V to 5 V.

8.2 Functional Block Diagram



8.3 Feature Description

This part is a single supply buffer that is capable up or down translation. The output will equal V_{CC} while the input can vary from 1.2 V to 5.5 V.

Up Translation Mode:

- 1.2 V to 1.8 V at 1.8-V V_{CC}
- 1.5 V to 2.5 V at 2.5-V V_{CC}
- 1.8 V to 3.3 V at 3.3-V V_{CC}
- 3.3 V to 5.0 V at 5.0-V V_{CC}

Down Translation Mode:

- 3.3 V to 1.8 V at 1.8-V V_{CC}
- 3.3 V to 2.5 V at 2.5-V V_{CC}
- 5.0 V to 3.3 V at 3.3-V V_{CC}

8.4 Device Functional Modes

This device performs the function of a buffer where input logic level equals the output logic level, while providing buffering and drive to the output. The SN74LV4T125 device will also translate voltages up or down while performing this function.

表 8-1. Function Table (Each Buffer)

INPU	OUTPUT (2)			
ŌĒ	Α	Y		
L	Н	Н		
L	L	L		
Н	Х	Z		

表 8-2. Supply V_{CC} = 3.3 V

INPI (Lower Le	OUTPUT (V _{CC} CMOS)	
Α	В	Υ
V _{IH} (min)	V _{OH} (min) = 2.9 V	
V _{IL} (max) = 0.8 V	V _{OL} (max) = 0.2 V

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance
- (2) H = Driving High, L = Driving Low, Z = High Impedance State




9 Applications and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

Based upon the lower-threshold circuit design of the LVxT family, the LVxT family also supports level translation. For level translation up and down, the LVxT family requires only a single power supply.



Standard Logic Mode 1.8V, 3.3V

9.2 Typical Application




図 9-1. Switching Thresholds for 1.8 V to 3.3 V Translation

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. The input threshold levels are lowered to allow for up translation. At 5 V the device has equivalent TTL input levels.

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - Rise time and fall time specifications. See (Δt/ΔV) in Recommended Operating Conditions table.
 - Specified high and low levels. See (V_{IH} and V_{II}) in *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend output conditions:
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

9.2.3 Application Curves




図 9-2. Switching Characteristics at 50 MHz Excellent Signal Integrity (3.3 V to 3.3 V at 3.3-V $V_{\rm CC}$)




図 9-3. Switching Characteristics at 15 MHz Excellent Signal Integrity (3.3 V to 1.8 V at 1.8-V $V_{\rm CC}$)

10 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in \boxtimes 11-1 are the rules that must be observed under all circumstances.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

11.2 Layout Example



図 11-1. Layout Diagram

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Additional Product Selection

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T34	DCK, DBV, DRL	Single Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV, DRL	Single Buffer Gate with 3-state Output
SN74LV1T126	DCK, DBV, DRL	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 22-Mar-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4T125PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV4T125	Samples
SN74LV4T125RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT125	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 22-Mar-2024

OTHER QUALIFIED VERSIONS OF SN74LV4T125:

Automotive: SN74LV4T125-Q1

● Enhanced Product : SN74LV4T125-EP

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4T125PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4T125PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4T125RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 16-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4T125PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74LV4T125PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV4T125RGYR	VQFN	RGY	14	3000	360.0	360.0	36.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated