

FEATURES

- Members of the Texas Instruments (TI) Family of JTAG Scan-Support Products
- Extend Scan Access From Board Level to Higher Level of System Integration
- Three IEEE Std 1149.1-Compatible Configurable Secondary Scan Paths to One Primary Scan Path
- Multiple Devices Can Be Cascaded to Link 24 Secondary Scan Paths to One Primary Scan Path
- Simple (Linking Shadow) Protocol Is Used to Connect the Primary Test Access Port (TAP) to Secondary TAPs. This Single Protocol Is Used to Address and Configure the Secondary Scan Path.
- LASP (8986) and ASP (8996) Can Be Configured on the Same Backplane Using Similar Shadow Protocols
- Linking Shadow Protocols Can Occur in Any of Test Logic Reset, Run Test/Idle, Pause DR, Pause IR TAP States to Provide Board-to-Board and Built In Self Test
- Bypass ($\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$) Forces Primary to Configured Secondary Paths Without Use of Linking Shadow Protocols
- Connect ($\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$) Provides Indication of Primary-to-Secondary Paths Connections
- Secondary TAPs Can Be Configured at High Impedance Via the $\overline{\text{OE}}$ Input to Allow an Alternate Test Master to Take Control of the Secondary TAPs
- High-Drive Outputs ($-32\text{ mA } I_{\text{OH}}$, $64\text{ mA } I_{\text{OL}}$) Support Backplane Interface at Primary Outputs and High Fanout at Secondary Outputs
- While Powered at 3.3 V, Both Primary and Secondary TAPs Are Fully 5 V Tolerant for Interfacing 5 V and/or 3.3 V Masters and Targets
- Package Options Include Plastic BGA (GGV) and LQFP (PM) Packages and Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacing

DESCRIPTION/ORDERING INFORMATION

The 'LVT8986 linking addressable scan ports (LASPs) are members of the TI family of IEEE Std 1149.1 (JTAG) scan-support products. The scan-support product family facilitates testing of fully boundary-scannable devices. The LASP applies linking shadow protocols through the test access port (TAP) to extend scan access to the system level and divide scan chains at the board level.

The LASP consists of a primary TAP for interfacing to the backplane IEEE Std 1149.1 serial-bus signals (PTDI, PTMS, PTCK, PTDO, $\overline{\text{PRTST}}$) and three secondary TAPs for interfacing to the board-level IEEE Std 1149.1 serial-bus signals. Each secondary TAP consists of signals STD_{I_x} , STMS_x , STCK_x , STDO_x , and $\overline{\text{STRST}}_x$. Conceptually, the LASP is a gateway device that can be used to connect a set of primary TAP signals to a set of secondary TAP signals – for example, to interface backplane TAP signals to a board-level TAP. The LASP provides all signal buffering that might be required at these two interfaces. Primary-to-secondary TAP connections can be configured with the help of linking shadow protocol or protocol bypass ($\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$) inputs. All possible configurations are tabulated in Function Tables 1, 2, and 3.

ORDERING INFORMATION

T_A	PACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PBGA – GGV	SN74LVT8986GGV	LVT8986
	PBGA – ZGV	SN74LVT8986ZGV	LVT8986
	LQFP – PM	SN74LVT8986PM	LVT8986
–55°C to 125°C	CFP – HV	SNJ54LVT8986HV	SNJ54LVT8986HV


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

GGV PACKAGE (TOP VIEW)

	1	2	3	4	5	6	7	8
A	A ₀	$\overline{\text{STRST}}_0$	GND	STDO ₀	SX ₀	GND	STMS ₁	STDI ₁
B	A ₁	$\overline{\text{OE}}$	STMS ₀	SY ₀	V _{CC}	STCK ₁	V _{CC}	STDO ₁
C	GND	A ₂	STCK ₀	STDI ₀	$\overline{\text{CON}}_0$	SY ₁	GND	SX ₁
D	A ₅	A ₆	A ₄	A ₃	$\overline{\text{STRST}}_1$	$\overline{\text{CON}}_1$	V _{CC}	$\overline{\text{STRST}}_2$
E	A ₈	A ₇	A ₉	$\overline{\text{BYP}}_5$	GND	STDI ₂	STCK ₂	STMS ₂
F	P ₀	P ₁	P ₂	$\overline{\text{PTRST}}$	PTDO	PY	SY ₂	STDO ₂
G	V _{CC}	$\overline{\text{BYP}}_0$	$\overline{\text{BYP}}_3$	PTMS	PTDI	GND	PX	SX ₂
H	$\overline{\text{BYP}}_1$	$\overline{\text{BYP}}_2$	$\overline{\text{BYP}}_4$	PTCK	CTDI	CTDO	V _{CC}	$\overline{\text{CON}}_2$

**SN74LVT8986 . . . PM PACKAGE
(TOP VIEW)**



NC – No internal connection

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Most operations of the LASP are synchronous to the primary test clock (PTCK) input. PTCK always is buffered directly onto the secondary test clock (STCK₂–STCK₀) outputs. Upon power up of the device, the LASP assumes a condition in which the primary TAP is disconnected from the secondary TAPs (unless the bypass signals are used, as shown in Function Tables 1 and 2). This reset condition also can be entered by asserting the primary test reset ($\overline{\text{PTRST}}$) input or by using the linking shadow protocol. $\overline{\text{PTRST}}$ always is buffered directly onto the secondary test reset (STRST₂–STRST₀) outputs, ensuring that the LASP and its associated secondary TAPs can be reset simultaneously. The primary test data output (PTDO) can be configured to receive secondary test data inputs (STDI₂–STDI₀). Secondary test data outputs (STDO₂–STDO₀) can be configured to receive either the primary test data input (PTDI), STDI₂–STDI₀, or the cascade test data input (CTDI). Cascade test data output (CTDO) can be configured to receive either of STDI₂–STDI₀, or CTDI. CTDI and CTDO facilitate cascading multiple LASPs, which is explained in the latter part of this section. Similarly, secondary test-mode select (STMS₂–STMS₀) outputs can be configured to receive the primary test-mode select (PTMS) input. When any secondary TAP is disconnected, its respective STDO is at high impedance. Upon disconnecting the secondary TAP, the corresponding STMS holds its last low or high level, allowing the secondary TAP to be held in its last stable state.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)


The address (A_9 – A_0) inputs to the LASP are used to identify the LASP. The position (P_2 – P_0) inputs to the LASP are used to identify the position of the LASP within a cascade chain when multiple LASPs are cascaded. Up to 8 LASPs can be cascaded to link a maximum of 24 secondary scan paths to 1 primary scan path.

In a system, primary-to-secondary connection is based on linking shadow protocols that are received and acknowledged on PTDI and PTDO, respectively. These protocols can occur in any of the stable TAP states, other than Shift-DR or Shift-IR (i.e., Test-Logic-Reset, Run-Test/Idle, Pause-DR or Pause-IR). The essential nature of the protocols is to receive/transmit an address, position the LASP in the cascade chain that is being configured, and configuration of secondary TAPs via a serial bit-pair signaling scheme. When address and position bits received serially at PTDI match those at the parallel address (A_9 – A_0) inputs and position (P_2 – P_0) inputs respectively, the secondary TAPs are configured per the configuration bits received during the linking shadow protocol, then LASP serially retransmits the entire linking shadow protocol as an acknowledgment and assumes the connected (ON) status. If the received address or position does not match that at the address (A_9 – A_0) inputs or position (P_2 – P_0) inputs, the LASP immediately assumes the disconnected (OFF) status, without acknowledgment.

The LASP also supports three dedicated addresses that can be received globally (that is, to which all LASPs respond) during shadow protocols. Receipt of the dedicated disconnect address (DSA) causes the LASP to disconnect in the same fashion as a nonmatching address. Reservation of this address for global use ensures that at least one address is available to disconnect all receiving LASPs. The DSA is especially useful when the secondary TAPs of multiple LASPs are to be left in different stable states. Receipt of the reset address (RSA) causes the LASP to assume the reset condition. Receipt of the test-synchronization address (TSA) causes the LASP to assume a connect status (MULTICAST) in which PTDO is at high impedance, but the configuration of the secondary TAPs are maintained to allow simultaneous operation of the secondary TAPs of multiple LASPs. This is useful for multicast TAP-state movement, simultaneous test operation, such as in Run-Test/Idle state, and scanning of common test data into multiple like scan chains. The MULTICAST status may also be useful for concurrent in-system programming (ISP) of common modules. The TSA is valid only when received in the Pause-DR or Pause-IR TAP states. Refer to Table 9 for different address mapping.

Alternatively, primary-to-secondary connection can be selected by asserting a low level at the bypass ($\overline{\text{BYP}}_5$) input. The remaining bypass ($\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$) inputs are used for configuring the secondary TAPs as shown in Table 1 and Table 2. This operation is asynchronous to PTCK and is independent of PTRST and/or power-up reset. This bypassing feature is especially useful in the board-test environment because it allows board-level automated test equipment (ATE) to treat the LASP as a simple transceiver. When $\overline{\text{BYP}}_5$ is high, the LASP is free to respond to linking shadow protocols. Otherwise, when $\overline{\text{BYP}}_5$ is low, linking shadow protocols are ignored. Whether the connected status is achieved by use of linking shadow protocol or by use of bypass inputs, this status is indicated by a low level at the connect ($\overline{\text{CON}}_2$ – $\overline{\text{CON}}_0$) outputs. Likewise, when the secondary TAP is disconnected from the primary TAP, the corresponding CON output is high. Each secondary TAP has a pass-through input and output consisting of SX_2 – SX_0 and SY_2 – SY_0 , respectively. Similarly, the primary TAP also has a pass-through input and output consisting of PX and PY, respectively. Pass-through input PX drives the SY outputs of the secondary TAPs that are connected to the primary TAP. Disconnected secondary TAPs have their SY outputs at high impedance. Pass-through inputs SY_2 – SY_0 of the connected secondary TAPs are logically ANDed and drive the PY output. Refer to Table 4-7 for pass-through input/output operation.

FUNCTIONAL BLOCK DIAGRAM



FUNCTION TABLE 1
(Primary-to-Secondary Connect Status)

INPUTS							LINKING SHADOW PROTOCOL RESULT	PRIMARY- TO-SECONDARY CONNECT STATUS	OUTPUTS		
$\overline{\text{BYP}}_5$	$\overline{\text{BYP}}_4$	$\overline{\text{BYP}}_3$	$\overline{\text{BYP}}_2$	$\overline{\text{BYP}}_1$	$\overline{\text{BYP}}_0$	$\overline{\text{PTRST}}$			$\overline{\text{CON}}_2$	$\overline{\text{CON}}_1$	$\overline{\text{CON}}_0$
L	X	X	H	H	H	L	–	BYP/TRST	H	H	H
L	X	X	H	H	L	L	–	BYP/TRST	H	H	L
L	X	X	H	L	H	L	–	BYP/TRST	H	L	H
L	X	X	H	L	L	L	–	BYP/TRST	H	L	L
L	X	X	L	H	H	L	–	BYP/TRST	L	H	H
L	X	X	L	H	L	L	–	BYP/TRST	L	H	L
L	X	X	L	L	H	L	–	BYP/TRST	L	L	H
L	X	X	L	L	L	L	–	BYP/TRST	L	L	L
L	X	X	H	H	H	H	–	BYP	H	H	H
L	X	X	H	H	L	H	–	BYP	H	H	L
L	X	X	H	L	H	H	–	BYP	H	L	H
L	X	X	H	L	L	H	–	BYP	H	L	L
L	X	X	L	H	H	H	–	BYP	L	H	H
L	X	X	L	H	L	H	–	BYP	L	H	L
L	X	X	L	L	H	H	–	BYP	L	L	H
L	X	X	L	L	L	H	–	BYP	L	L	L
H	X	X	X	X	X	L	–	TRST	H	H	H
H	X	X	X	X	X	H	RESET	RESET	H	H	H
H	X	X	X	X	X	H	MATCH	ON	See Function Table 3		
H	X	X	X	X	X	H	NO MATCH	OFF	H	H	H
H	X	X	X	X	X	H	HARD ERROR	OFF	H	H	H
H	X	X	X	X	X	H	DISCONNECT	OFF	H	H	H
H	X	X	X	X	X	H	TEST SYNCHRONIZATION	MULTICAST	See Note ⁽¹⁾		

- (1) The result of receipt of the test synchronization address (TSA) on a secondary TAP, whose TAP state is Pause-DR or Pause-IR, is ON and the corresponding $\overline{\text{CON}}$ output is set low. The result of receipt of the TSA on a secondary TAP whose TAP state is Test-Logic-Reset or Run-Test-Idle is disconnect, and the corresponding $\overline{\text{CON}}$ output is set high.

FUNCTION TABLE 2
(Secondary TAP Configuration Using Bypass Inputs)


INPUTS		LINKING SHADOW PROTOCOL RESULT	OUTPUTS									
$\overline{\text{BYP}}_{5-0}$	$\overline{\text{PTRST}}$		$\overline{\text{STRST}}_{2-0}$	STCK_{2-0}	STMS_2	STMS_1	STMS_0	STDO_2	STDO_1	STDO_0	PTDO	CTDO
LLLHHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	Z	Z	CTDI
LLLHHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	PTDI	STDI ₀	STDI ₀
LLHLHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	PTDI	Z	STDI ₁	STDI ₁
LLHLHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	STDI ₀	PTDI	STDI ₁	STDI ₁
LLLLHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	PTDI	Z	Z	STDI ₂	STDI ₂
LLLLHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₀	Z	PTDI	STDI ₂	STDI ₂
LLLLLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	PTDI	Z	STDI ₂	STDI ₂
LLLLLL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	STDI ₀	PTDI	STDI ₂	STDI ₂
LLHHHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	Z	Z	CTDI
LLHHHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	PTDI	Z	STDI ₀
LLHHHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	PTDI	Z	Z	STDI ₁
LLHHLL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	STDI ₀	PTDI	Z	STDI ₁
LLHLHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	PTDI	Z	Z	Z	STDI ₂
LLHLHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₀	Z	PTDI	Z	STDI ₂
LLHLHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	PTDI	Z	Z	STDI ₂
LLHLHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	STDI ₀	PTDI	Z	STDI ₂
LHLHHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	Z	Z	CTDI
LHLHHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	CTDI	STDI ₀	STDI ₀
LHLHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	CTDI	Z	STDI ₁	STDI ₁
LHLHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	STDI ₀	CTDI	STDI ₁	STDI ₁
LHLHHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	CTDI	Z	Z	STDI ₂	STDI ₂
LHLHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₀	Z	CTDI	STDI ₂	STDI ₂
LHLHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	CTDI	Z	STDI ₂	STDI ₂
LHLHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	STDI ₀	CTDI	STDI ₂	STDI ₂
LHHHHH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	Z	Z	CTDI
LHHHHL	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	Z	CTDI	Z	STDI ₀
LHHHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	CTDI	Z	Z	STDI ₁
LHHHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	Z	STDI ₀	CTDI	Z	STDI ₁
LHHHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	CTDI	Z	Z	Z	STDI ₂
LHHHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₀	Z	CTDI	Z	STDI ₂
LHHHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	CTDI	Z	Z	STDI ₂
LHHHLH	L		L	PTCK	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	STDI ₁	STDI ₀	CTDI	Z	STDI ₂
LLLHHH	H		H	PTCK	STMS ₂ ⁽²⁾	STMS ₁ ⁽²⁾	STMS ₀ ⁽²⁾	Z	Z	Z	Z	CTDI
LLLHHL	H		H	PTCK	STMS ₂ ⁽²⁾	STMS ₁ ⁽²⁾	PTMS	Z	Z	PTDI	STDI ₀	STDI ₀
LLHLHL	H		H	PTCK	STMS ₂ ⁽²⁾	PTMS	STMS ₀ ⁽²⁾	Z	PTDI	Z	STDI ₁	STDI ₁
LLHLHL	H		H	PTCK	STMS ₂ ⁽²⁾	PTMS	PTMS	Z	STDI ₀	PTDI	STDI ₁	STDI ₁

- (1) In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of $\overline{\text{STRST}}$. The $\overline{\text{BYP}}/\overline{\text{STRST}}$ connect status ensures that this condition is met at STMS, regardless of the applied PTMS. Also, it is recommended that STMS be kept high for a minimum duration of five PTCK cycles following assertion of $\overline{\text{PTRST}}$, either by maintaining $\overline{\text{PTRST}}$ low or by setting PTMS high. This ensures that devices with and without $\overline{\text{STRST}}$ inputs are moved to their Test-Logic-Reset TAP states. It is expected that, in normal application, this condition occurs only when $\overline{\text{BYP}}_5$ is fixed at the low state. In such a case, upon release of $\overline{\text{PTRST}}$, the LASP immediately resumes the $\overline{\text{BYP}}$ connect status.
- (2) STMS level before steady-state conditions were established

FUNCTION TABLE 2
(Secondary TAP Configuration Using Bypass Inputs)(Continued)

INPUTS		LINKING SHADOW PROTOCOL RESULT	OUTPUTS									
BYP ₅₋₀	PTRST		STRST 20	STCK 2-0	STMS ₂	STMS ₁	STMS ₀	STDO ₂	STDO ₁	STDO ₀	PTDO	CTDO
LLLLHH	H		H ⁽¹⁾	PTCK	PTMS	STMS ₁ ⁽²⁾	STMS ₀ ⁽²⁾	PTDI	Z	Z	STD _{I2}	STD _{I2}
LLLLHL	H		H	PTCK	PTMS	STMS ₁ ⁽²⁾	PTMS	STD _{I0}	Z	PTDI	STD _{I2}	STD _{I2}
LLLLLH	H		H	PTCK	PTMS	PTMS	STMS ₀ ⁽²⁾	STD _{I1}	PTDI	Z	STD _{I2}	STD _{I2}
LLLLLL	H		H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	PTDI	STD _{I2}	STD _{I2}
LLHHHH	H		H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	Z	Z	Z	Z	CTDI
LLHHHL	H		H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	PTMS	Z	Z	PTDI	Z	STD _{I0}
LLHHLH	H		H	PTCK	STMS ₂ ⁽³⁾	PTMS	STMS ₀ ⁽³⁾	Z	PTDI	Z	Z	STD _{I1}
LLHHLL	H		H	PTCK	STMS ₂ ⁽³⁾	PTMS	PTMS	Z	STD _{I0}	PTDI	Z	STD _{I1}
LLHLHH	H		H	PTCK	PTMS	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	PTDI	Z	Z	Z	STD _{I2}
LLHLHL	H		H	PTCK	PTMS	STMS ₁ ⁽³⁾	PTMS	STD _{I0}	Z	PTDI	Z	STD _{I2}
LLHLLH	H		H	PTCK	PTMS	PTMS	STMS ₀ ⁽³⁾	STD _{I1}	PTDI	Z	Z	STD _{I2}
LLHLLL	H		H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	PTDI	Z	STD _{I2}
LHLHHH	H		H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	Z	Z	Z	Z	CTDI
LHLHHL	H		H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	PTMS	Z	Z	CTDI	STD _{I0}	STD _{I0}
LHLHLH	H		H	PTCK	STMS ₂ ⁽³⁾	PTMS	STMS ₀ ⁽³⁾	Z	CTDI	Z	STD _{I1}	STD _{I1}
LHLHLL	H		H	PTCK	STMS ₂ ⁽³⁾	PTMS	PTMS	Z	STD _{I0}	CTDI	STD _{I1}	STD _{I1}
LHLLHH	H		H	PTCK	PTMS	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	CTDI	Z	Z	STD _{I2}	STD _{I2}
LHLLHL	H		H	PTCK	PTMS	STMS ₁ ⁽³⁾	PTMS	STD _{I0}	Z	CTDI	STD _{I2}	STD _{I2}
LHLLLH	H		H	PTCK	PTMS	PTMS	STMS ₀ ⁽³⁾	STD _{I1}	CTDI	Z	STD _{I2}	STD _{I2}
LHLLLL	H		H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	CTDI	STD _{I2}	STD _{I2}
LHHHHH	H		H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	Z	Z	Z	Z	CTDI
LHHHHL	H		H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	PTMS	Z	Z	CTDI	Z	STD _{I0}
LHHHLH	H		H	PTCK	STMS ₂ ⁽³⁾	PTMS	STMS ₀ ⁽³⁾	Z	CTDI	Z	Z	STD _{I1}
LHHHLL	H		H	PTCK	STMS ₂ ⁽³⁾	PTMS	PTMS	Z	STD _{I0}	CTDI	Z	STD _{I1}
LHHLHH	H		H	PTCK	PTMS	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	CTDI	Z	Z	Z	STD _{I2}
LHHLHL	H		H	PTCK	PTMS	STMS ₁ ⁽³⁾	PTMS	STD _{I0}	Z	CTDI	Z	STD _{I2}
LHHLLH	H		H	PTCK	PTMS	PTMS	STMS ₀ ⁽³⁾	STD _{I1}	CTDI	Z	Z	STD _{I2}
LHLLLL	H		H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	CTDI	Z	STD _{I2}
HXXXXX	L		L	PTCK	H	H	H	Z	Z	Z	Z	H
HXXXXX	H	RESET	H	PTCK	H	H	H	Z	Z	Z	Z	CTDI
HXXXXX	H	MATCH	H	PTCK	See Function Table 3							
HXXXXX	H	NO MATCH	H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	Z	Z	Z	Z	CTDI
HXXXXX	H	HARD ERROR ⁽⁴⁾	H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	Z	Z	Z	Z	CTDI
HXXXXX	H	DISCONNECT	H	PTCK	STMS ₂ ⁽³⁾	STMS ₁ ⁽³⁾	STMS ₀ ⁽³⁾	Z	Z	Z	Z	CTDI
HXXXXX	H	TEST SYNCHRONIZATION	H	PTCK	PTMS ⁽⁵⁾	PTMS ⁽⁵⁾	PTMS ⁽⁵⁾	PTDI ⁽⁵⁾	PTDI ⁽⁵⁾	PTDI ⁽⁵⁾	Z	CTDI

- (1) In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of TRST. The BYP/TRST connect status ensures that this condition is met at STMS, regardless of the applied PTMS. Also, it is recommended that STMS be kept high for a minimum duration of five PTCK cycles following assertion of PTRST, either by maintaining PTRST low or by setting PTMS high. This ensures that devices with and without TRST inputs are moved to their Test-Logic-Reset TAP states. It is expected that, in normal application, this condition occurs only when BYP5 is fixed at the low state. In such a case, upon release of PTRST, the LASP immediately resumes the BYP connect status.
- (2) STMS level before steady-state conditions were established
- (3) STMS level before steady-state conditions were established
- (4) The linking shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated produce the result HARD ERROR and cause disconnect, as indicated.
- (5) PTDI and PTMS are connected to STDO and STMS, respectively, only on those secondary TAPs whose TAP state is Pause-DR or Pause-IR while PTDO is high impedance. The result of linking shadow protocol on a secondary TAP whose state is Test-Logic-Reset or Run-Test-Idle is DISCONNECT.



FUNCTION TABLE 3
(Secondary TAP Configuration Using Linking Shadow Protocol)

POSITION	CONFI G BITS 2-0	STRST 2-0	STCK 2-0	STMS ₂	STMS ₁	STMS ₀	STDO ₂	STDO ₁	STDO ₀	PTDO	CTDO	$\overline{\text{CON}}_2$	$\overline{\text{CON}}_1$	$\overline{\text{CON}}_0$
Single device	H H H	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	Z	Z	Z	Z	CTDI	H	H	H
	H H L	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	PTMS	Z	Z	PTDI	STD _{I0}	STD _{I0}	H	H	L
	H L H	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	STMS ₀ ⁽¹⁾	Z	PTDI	Z	STD _{I1}	STD _{I1}	H	L	H
	H L L	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	PTMS	Z	STD _{I0}	PTDI	STD _{I1}	STD _{I1}	H	L	L
	L H H	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	PTDI	Z	Z	STD _{I2}	STD _{I2}	L	H	H
	L H L	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	PTMS	STD _{I0}	Z	PTDI	STD _{I2}	STD _{I2}	L	H	L
	L L H	H	PTCK	PTMS	PTMS	STMS ₀ ⁽¹⁾	STD _{I1}	PTDI	Z	STD _{I2}	STD _{I2}	L	L	H
	L L L	H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	PTDI	STD _{I2}	STD _{I2}	L	L	L
First device in cascade chain	H H H	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	Z	Z	Z	Z	CTDI	H	H	H
	H H L	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	PTMS	Z	Z	PTDI	Z	STD _{I0}	H	H	L
	H L H	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	STMS ₀ ⁽¹⁾	Z	PTDI	Z	Z	STD _{I1}	H	L	H
	H L L	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	PTMS	Z	STD _{I0}	PTDI	Z	STD _{I1}	H	L	L
	L H H	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	PTDI	Z	Z	Z	STD _{I2}	L	H	H
	L H L	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	PTMS	STD _{I0}	Z	PTDI	Z	STD _{I2}	L	H	L
	L L H	H	PTCK	PTMS	PTMS	STMS ₀ ⁽¹⁾	STD _{I1}	PTDI	Z	Z	STD _{I2}	L	L	H
	L L L	H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	PTDI	Z	STD _{I2}	L	L	L
Nor first and not last device in cascade chain	H H H	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	Z	Z	Z	Z	CTDI	H	H	H
	H H L	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	PTMS	Z	Z	CTDI	Z	STD _{I0}	H	H	L
	H L H	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	STMS ₀ ⁽¹⁾	Z	CTDI	Z	Z	STD _{I1}	H	L	H
	H L L	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	PTMS	Z	STD _{I0}	CTDI	Z	STD _{I1}	H	L	L
	L H H	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	CTDI	Z	Z	Z	STD _{I2}	L	H	H
	L H L	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	PTMS	STD _{I0}	Z	PTDI	Z	STD _{I2}	L	H	L
	L L H	H	PTCK	PTMS	PTMS	STMS ₀ ⁽¹⁾	STD _{I1}	CTDI	Z	Z	STD _{I2}	L	L	H
	L L L	H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	PTDI	Z	STD _{I2}	L	L	L
Last device in cascade chain	H H H	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	Z	Z	Z	Z	CTDI	H	H	H
	H H L	H	PTCK	STMS ₂ ⁽¹⁾	STMS ₁ ⁽¹⁾	PTMS	Z	Z	CTDI	STD _{I0}	STD _{I0}	H	H	L
	H L H	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	STMS ₀ ⁽¹⁾	Z	CTDI	Z	STD _{I1}	STD _{I1}	H	L	H
	H L L	H	PTCK	STMS ₂ ⁽¹⁾	PTMS	PTMS	Z	STD _{I0}	CTDI	STD _{I1}	STD _{I1}	H	L	L
	L H H	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	STMS ₀ ⁽¹⁾	CTDI	Z	Z	STD _{I2}	STD _{I2}	L	H	H
	L H L	H	PTCK	PTMS	STMS ₁ ⁽¹⁾	PTMS	STD _{I0}	Z	PTDI	STD _{I2}	STD _{I2}	L	H	L
	L L H	H	PTCK	PTMS	PTMS	STMS ₀ ⁽¹⁾	STD _{I1}	CTDI	Z	STD _{I2}	STD _{I2}	L	L	H
	L L L	H	PTCK	PTMS	PTMS	PTMS	STD _{I1}	STD _{I0}	PTDI	STD _{I2}	STD _{I2}	L	L	L

(1) STMS level before steady-state conditions were established

In order to provide the ability to cascade multiple LASPs, pad bits are used to reduce propagation delays that reduce the allowable test clock speed. These pad bits are located along the internal scan path of the LASP and, therefore, must be accommodated in the boundary-scan test program. The number of these bits ranges from one to four. The number and location completely depends on the configuration of the LASP. In Function Table 4, each LASP relative position and configuration scan path uses a (1) to indicate a pad bit in the path.

FUNCTION TABLE 4
(Pad Bits)

CASCADE POSITION	STAP0	STAP1	STAP2	SCAN-PATH CONFIGURATION	NO. OF PAD BITS
Single Device	Inactive	Inactive	Inactive	None	0
Single Device	Active	Inactive	Inactive	PTDI-(1)-STAP0-(1)-PTDO	2
Single Device	Inactive	Active	Inactive	PTDI-(1)-STAP1-(1)-PTDO	2
Single Device	Active	Active	Inactive	PTDI-(1)-STAP0-(1)-STAP1-(1)-PTDO	3
Single Device	Inactive	Inactive	Active	PTDI-(1)-STAP2-(1)-PTDO	2
Single Device	Active	Inactive	Active	PTDI-(1)-STAP0-(1)-STAP2-(1)-PTDO	3
Single Device	Inactive	Active	Active	PTDI-(1)-STAP1-(1)-STAP2-(1)-PTDO	3
Single Device	Active	Active	Active	PTDI-(1)-STAP0-(1)-STAP1-(1)-STAP2-(1)-PTDO	4
First Device	Inactive	Inactive	Inactive	None	0
First Device	Active	Inactive	Inactive	PTDI-(1)-STAP0-(1)-CTDO	2
First Device	Inactive	Active	Inactive	PTDI-(1)-STAP1-(1)-CTDO	2
First Device	Active	Active	Inactive	PTDI-(1)-STAP0-(1)-STAP1-(1)-CTDO	3
First Device	Inactive	Inactive	Active	PTDI-(1)-STAP2-(1)-CTDO	2
First Device	Active	Inactive	Active	PTDI-(1)-STAP0-(1)-STAP2-(1)-CTDO	3
First Device	Inactive	Active	Active	PTDI-(1)-STAP1-(1)-STAP2-(1)-CTDO	3
First Device	Active	Active	Active	PTDI-(1)-STAP0-(1)-STAP1-(1)-STAP2-(1)-CTDO	4
Last Device	Inactive	Inactive	Inactive	None	0
Last Device	Active	Inactive	Inactive	CTDI-(1)-STAP0-(1)-PTDO	2
Last Device	Inactive	Active	Inactive	CTDI-(1)-STAP1-(1)-PTDO	2
Last Device	Active	Active	Inactive	CTDI-(1)-STAP0-(1)-STAP1-(1)-PTDO	3
Last Device	Inactive	Inactive	Active	CTDI-(1)-STAP2-(1)-PTDO	2
Last Device	Active	Inactive	Active	CTDI-(1)-STAP0-(1)-STAP2-(1)-PTDO	3
Last Device	Inactive	Active	Active	CTDI-(1)-STAP1-(1)-STAP2-(1)-PTDO	3
Last Device	Active	Active	Active	CTDI-(1)-STAP0-(1)-STAP1-(1)-STAP2-(1)-PTDO	4
Middle Device	Inactive	Inactive	Inactive	CTDI-(1)-CTDO	1
Middle Device	Active	Inactive	Inactive	CTDI-(1)-STAP0-(1)-CTDO	2
Middle Device	Inactive	Active	Inactive	CTDI-(1)-STAP1-(1)-CTDO	2
Middle Device	Active	Active	Inactive	CTDI-(1)-STAP0-(1)-STAP1-(1)-CTDO	3
Middle Device	Inactive	Inactive	Active	CTDI-(1)-STAP2-(1)-CTDO	2
Middle Device	Active	Inactive	Active	CTDI-(1)-STAP0-(1)-STAP2-(1)-CTDO	3
Middle Device	Inactive	Active	Active	CTDI-(1)-STAP1-(1)-STAP2-(1)-CTDO	3
Middle Device	Active	Active	Active	CTDI-(1)-STAP0-(1)-STAP1-(1)-STAP2-(1)-CTDO	4

FUNCTION TABLE 5
(SY_x Output Configuration Using Bypass Inputs)

$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$	SY ₂	SY ₁	SY ₀
L X X H H H	Z	Z	Z
L X X H H L	Z	Z	PX
L X X H L H	Z	PX	Z
L X X H L L	Z	PX	PX
L X X L H H	PX	Z	Z
L X X L H L	PX	Z	PX
L X X L L H	PX	PX	Z
L X X L L L	PX	PX	PX
H X X X X X	As requested by linking shadow protocol (see Function Table 6)		

FUNCTION TABLE 6
**(SY_x Output Configuration Using Linking
Shadow Protocol)**

$\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$	SY ₂	SY ₁	SY ₀
H H H	Z	Z	Z
H H L	Z	Z	PX
H L H	Z	PX	Z
H L L	Z	PX	PX
L H H	PX	Z	Z
L H L	PX	Z	PX
L L H	PX	PX	Z
L L L	PX	PX	PX

FUNCTION TABLE 7
(PY Output Configuration Using Bypass Inputs)

$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$	PY
L X X H H H	Z
L X X H H L	SX ₀
L X X H L H	SX ₁
L X X H L L	SX ₁ and SX ₀
L X X L H H	SX ₂
L X X L H L	SX ₂ and SX ₀
L X X L L H	SX ₂ and SX ₁
L X X L L L	SX ₂ and SX ₁ and SX ₀
H X X X X X	As requested by linking shadow protocol (see Function Table 6)

FUNCTION TABLE 8
(PY Output Configuration Using Linking
Shadow Protocol)

$\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$	PY
H H H	Z
H H L	SX ₀
H L H	SX ₁
H L L	SX ₁ and SX ₀
L H H	SX ₂
L H L	SX ₂ and SX ₀
L L H	SX ₂ and SX ₁
L L L	SX ₂ and SX ₁ and SX ₀

TERMINAL FUNCTIONS


TERMINAL NAME	DESCRIPTION
A ₉ –A ₀	Address (inputs). The LASP compares addresses received via linking shadow protocol against the value at A ₉ –A ₀ to determine address match. The bit order is from most significant to least significant. An internal pullup at each A ₉ –A ₀ terminal forces the terminal to a high level if it has no external connection.
P ₂ –P ₀	Position (inputs). The LASP compares position received via linking shadow protocol against the value at P ₂ –P ₀ to determine position match. The bit order is from most significant to least significant. An internal pullup at each P ₂ –P ₀ terminal forces the terminal to a high level if it has no external connection.
$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$	Bypass (inputs). A low input at $\overline{\text{BYP}}_5$ forces the LASP into BYP or BYP/TRST status, depending on $\overline{\text{PTRST}}$ being high or low, respectively. While $\overline{\text{BYP}}_5$ is low, linking shadow protocols are ignored and the remaining bypass $\overline{\text{BYP}}_4\text{--}\overline{\text{BYP}}_0$ inputs are used for configuring the secondary scan ports as shown in Tables 1 and 2. Otherwise, while $\overline{\text{BYP}}_5$ is high, the LASP is free to respond to linking shadow protocols. An internal pullup forces $\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$ to a high level if it has no external connection.
$\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$	Connect indicators (outputs). The LASP indicates secondary-scan-port activity (resulting from BYP, BYP/TRST, MULTICAST, or ON status) by forcing the corresponding $\overline{\text{CON}}$ bit to be low. Inactivity (resulting from OFF, RESET, or TRST status) is indicated when the corresponding $\overline{\text{CON}}$ bit is high. This output is synchronous to the falling edge of PTCK.
PTCK	Primary test clock. PTCK receives the TCK signal required by IEEE Std 1149.1. The LASP always buffers PTCK to STCK ₂ –STCK ₀ . Linking shadow protocols are received/acknowledged synchronously to PTCK and connect-status changes invoked by the linking shadow protocol are made synchronously to PTCK.
PTDI	Primary test data input. PTDI receives the TDI signal required by IEEE Std 1149.1. During appropriate TAP states, the LASP monitors PTDI for linking shadow protocols. During linking shadow protocols, data at PTDI is captured on the rising edge of PTCK. When a valid linking shadow protocol is received in this fashion, the LASP compares the received address and position against the A ₉ –A ₀ and P ₂ –P ₀ inputs, respectively. If the LASP detects a match, it outputs an acknowledgment, then connects its primary TAP terminals to its secondary TAP terminals. Under BYP, BYP/TRST, MULTICAST, or ON status, the LASP buffers the PTDI signal to STDO ₂ –STDO ₀ , depending on the state of $\overline{\text{BYP}}_4\text{--}\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. An internal pullup forces PTDI to a high level if it has no external connection.
PTDO	Primary test data output. PTDO transmits the TDO signal required by IEEE Std 1149.1. During linking shadow protocols, the LASP transmits any required acknowledgment via the PTDO. Under BYP, BYP/TRST, or ON status, the LASP buffers the PTDO signal from PTDI or STD ₁₂ –STD ₁₀ , depending on the state of $\overline{\text{BYP}}_4\text{--}\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. Under OFF, MULTICAST, RESET, or TRST status, PTDO is at high impedance. This output is synchronous to the falling edge of PTCK.

TERMINAL FUNCTIONS (CONTINUED)

TERMINAL NAME	DESCRIPTION
PTMS	Primary test mode select. PTMS receives the TMS signal required by IEEE Std 1149.1. The LASP monitors PTMS to determine the TAP-controller state. During stable TAP states, other than Shift-DR or Shift-IR (i.e., Test-Logic-Reset, Run-Test-Idle, Pause-DR, Pause-IR), the LASP can respond to linking shadow protocols. Under $\overline{\text{BYP}}$, MULTICAST, or ON status, the LASP buffers the PTMS signal to STMS ₂ –STMS ₀ , depending on the state of $\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. An internal pullup forces PTMS to a high level if it has no external connection.
$\overline{\text{PTRST}}$	Primary test reset. $\overline{\text{PTRST}}$ receives the $\overline{\text{TRST}}$ signal allowed by IEEE Std 1149.1. The LASP always buffers $\overline{\text{PTRST}}$ to $\overline{\text{STRST}}_2$ – $\overline{\text{STRST}}_0$. A low input at $\overline{\text{PTRST}}$ forces the LASP to assume TRST or $\overline{\text{BYP}}/\overline{\text{TRST}}$ status, depending on $\overline{\text{BYP}}_5$ being high or low, respectively. Such operation also asynchronously resets the internal LASP state to its power-up condition. Otherwise, while $\overline{\text{PTRST}}$ is high, the LASP is free to respond to linking shadow protocols. An internal pullup forces $\overline{\text{PTRST}}$ to a high level if it has no external connection.
STCK ₂ –STCK ₀	Secondary test clocks. STCK ₂ –STCK ₀ retransmit the TCK signal required by IEEE Std 1149.1. The LASP always buffers STCK ₂ –STCK ₀ from PTCK.
STDI ₂ –STDI ₀	Secondary test data inputs. STDI ₂ –STDI ₀ receive the TDI signal required by IEEE Std 1149.1. Under $\overline{\text{BYP}}$, $\overline{\text{BYP}}/\overline{\text{TRST}}$, or ON status, the LASP buffers STDI ₂ –STDI ₀ to STDO ₂ –STDO ₀ or PTDO, depending on the state of $\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. An internal pullup forces STDI ₂ –STDI ₀ to a high level if it has no external connection.
STDO ₂ –STDO ₀	Secondary test data outputs. STDO ₂ –STDO ₀ transmit the TDO signal required by IEEE Std 1149.1. Under $\overline{\text{BYP}}$, $\overline{\text{BYP}}/\overline{\text{TRST}}$, MULTICAST, or ON status, the LASP buffers STDO ₂ –STDO ₀ from STDI ₂ –STDI ₀ , PTDI, or CTDI, depending on the state of $\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. Under OFF, RESET, or TRST status, STDO ₂ –STDO ₀ is at high impedance. These outputs are synchronous to the falling edge of PTCK.
STMS ₂ –STMS ₀	Secondary test mode selects. STMS ₂ –STMS ₀ retransmit the TMS signal required by IEEE Std 1149.1. Under $\overline{\text{BYP}}$, MULTICAST, or ON status, the LASP buffers STMS ₂ –STMS ₀ from PTMS, depending on the state of $\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. When disconnected (as a result of OFF status), STMS ₂ –STMS ₀ maintain their last valid state until the LASP assumes $\overline{\text{BYP}}/\overline{\text{TRST}}$, RESET, or TRST status (upon which it is forced high) or the LASP again assumes $\overline{\text{BYP}}$, MULTICAST, or ON status.
$\overline{\text{STRST}}_2$ – $\overline{\text{STRST}}_0$	Secondary test resets. $\overline{\text{STRST}}_2$ – $\overline{\text{STRST}}_0$ retransmit the TRST signal allowed by IEEE Std 1149.1. The LASP always buffers $\overline{\text{STRST}}_2$ – $\overline{\text{STRST}}_0$ from $\overline{\text{PTRST}}$.
CTDI	Cascade test data input. CTDI facilitates cascading multiple LASPs. CTDI is connected to CTDO of the preceding LASP in the cascade chain. When the LASP is the first device in the cascade chain or is not cascaded to any other LASPs, CTDI has no external connection and an internal pullup forces CTDI to a high level.
CTDO	Cascade test data output. CTDO facilitates cascading multiple LASPs. CTDO is connected to CTDI of the succeeding LASP in the cascade chain. The LASP buffers CTDO from STDI ₂ –STDI ₀ or CTDI, depending on the state of $\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$ pins or the configuration requested during linking shadow protocol. This output is synchronous to the falling edge of PTCK.
SX ₂ –SX ₀	Secondary pass through (inputs). General-purpose inputs that can be driven to the PY output of the primary TAP. An internal pullup forces SX ₂ –SX ₀ to a high level if it has no external connection.
SY ₂ –SY ₀	Secondary pass through (outputs). Primary pass-through input PX drives the general-purpose SY outputs of the secondary TAPs that are connected to the primary TAP. Disconnected secondary TAPs have their SY outputs at high impedance.
PX	Primary pass through (input). A general-purpose input driven to SY outputs of the secondary TAPs that are connected to the primary TAP. An internal pullup forces PX to a high level if it has no external connection.
PY	Primary pass through (output). A general-purpose output that can be driven from SX ₂ –SX ₀ .
$\overline{\text{OE}}$	Output enable (input). When high, this active-low control signal puts the secondary TAPs of the LASP at high impedance to enable an alternative resource to access one or more of the three scan chains.
GND	Ground
V _{CC}	Supply voltage

APPLICATION INFORMATION

In application, the LASP is used at each of several serially-chained groups of IEEE Std 1149.1-compliant devices. The LASP for each such group is assigned an address (via inputs A_9 – A_0) that is unique from that assigned to LASPs for the remaining groups. Additionally, within each group, each LASP is assigned a position (via inputs P_2 – P_0) that is unique from that assigned to LASPs in the same groups. This allows individually configuring the secondary scan ports of each LASP within a group with a single linking shadow protocol when cascaded. Each LASP is wired at its primary TAP to common (multidrop) TAP signals (sourced from a central IEEE Std 1149.1 bus master) and fans out its secondary TAP signals to a specific linked group of IEEE Std 1149.1-compliant devices with which it is associated. Additionally, LASPs can be cascaded together to link additional secondary scan ports to one primary scan port. LASPs also can coexist with existing boards implementing the TI ASP (8996). The ASP has one primary to one secondary port, but a LASP has three secondary ports per device; Figure 1 shows an example.



NOTE A: 1149.1 means IEEE Std 1149.1.

Figure 1. LASP/ASP Application

This application allows the LASP to be wired to a four- or five-wire multidrop test access bus, such as might be found on a backplane. Each LASP would then be on a module, for example, a printed circuit board (PCB) that contains a serial chain of IEEE Std 1149.1-compliant devices and that would plug into the module-to-module bus (e.g., backplane). In the complete system, the LASP linking shadow protocols would allow the selection of the scan chain on a single module. The selected scan chain could then be controlled, via the multidrop TAP, as if it were the only scan chain in the system. Normal IR and DR scans could then be performed to accomplish the module test objectives. If ASPs are to be addressed, they would be selected by the standard shadow protocol.

Once scan operations to a given module are complete, another module can be selected in the same fashion, at which time the LASP-based connection to the first module is dissolved. This procedure can be continued progressively for each module to be tested. Finally, one of two global addresses can be issued to either leave all modules unselected [disconnect address (DSA)] or to deselect and reset scan chains for all modules [reset address (RSA)].

Additionally, in Pause-DR and Pause-IR TAP states, a third global address [test-synchronization address (TSA)] can be invoked to allow simultaneous TAP-state changes and multicast scan-in operations to selected modules. In this case, PTDO is at high impedance. This is especially useful in the former case, for allowing selected modules to be moved simultaneously to the Run-Test-Idle TAP state for module-level or module-to-module built-in self-test (BIST) functions, which operate synchronously to TCK in that TAP state and, in the latter case, for scanning common test setup/data into multiple like modules. In conjunction with the use of the pass-through input/output pairs (PX to SX₂–SX₀ and PY to SY₂–SY₀), the multicast mode can be effective for ISP of like modules.

Limitations

IEEE 1149.1 bus masters, which control the test clock (TCK), can use either a gated or free-running clock. The former, gated mode, halts the clock when pause is needed and the later, free running mode, places the applicable scan chains into a stable state while the clock continues to run. If a pause is needed while scanning data in or out, as in the Shift-DR and Shift-IR states, then the scan chains are put into Pause-DR and Pause-IR, respectively. While the LASP can successfully accept linking shadow protocols in the Pause-DR and Pause-IR states, JTAG tests cannot be successfully performed through a LASP if, while shifting data in or out, scan chains are placed in these states while using a free-running test clock.

As long as the clock continues to cycle the data in, the pad bits will continue to be updated. If the connected scan chain is in one of the pause states, the chain's boundary cells will not shift, but test values will be overwritten in the pad bits. While it may not be possible to use the LASP compatibly with a free-running test clock, by using a gated clock, these difficulties can be avoided.

ADDRESSING THE LASP

Addressing of an LASP in a system is accomplished by linking shadow protocols, which are received at PTDI synchronously to PTCK. These protocols can occur only in the following stable TAP states: Test-Logic-Reset, Run-Test/Idle, Pause-DR, and Pause-IR. Linking shadow protocols never occur in Shift-DR or Shift-IR states to prevent contention on the signal bus to which PTDO is wired. Additionally, the LASP PTMS must be held at a constant low or high level throughout a linking shadow protocol. If TAP-state changes occur in the midst of a protocol, the protocol is aborted and the select-protocol state machine returns to its initial state.

These protocols are based on a serial bit-pair signaling scheme used by the ASP (8996), in which two bit-pair combinations (data one, data zero) are used to represent data and the other two bit-pair combinations (select, idle) are used for framing — that is, to indicate where data begins and ends. This allows the LASP to coexist and be fully compatible with the ASP.

These bit pairs are received serially at PTDI (or transmitted serially at PTDO) synchronously to PTCK as follows and as shown in Figure 2:

1. The idle bit pair (I) is represented as two consecutive high signals.
2. The select bit pair (S) is represented as two consecutive low signals.
3. The data-one bit pair (D) is represented as a low signal, followed by a high signal.
4. The data-zero bit pair (D) is represented as a high signal, followed by a low signal.




Figure 2. Bit-Pair Timing (Data Zero Shown)

Linking Shadow Protocol

A complete linking shadow protocol is composed of the receipt of a select protocol, followed, if applicable, by the transmission of an acknowledge protocol. Both select and acknowledge protocols are composed of two fields (address and command) comprising a message. Select bit pairs frame each field at the beginning and end, and idle bit pairs frame the message at the beginning and end. The address is composed of 10 data bit pairs and selects the LASP by matching it against address inputs A_9-A_0 . The command consists of two subfields, position and configuration. Position identifies the physical position of the LASP in the cascaded chain and selects the LASP within the cascaded group by matching it against position inputs P_2-P_0 . When the LASP is stand alone, its inputs P_2-P_0 are tied low. The configuration portion of the protocol is used for configuring the primary-to-secondary TAPs connections of the LASP whose address and position matches. Figure 3 shows a complete linking shadow protocol. (The symbol T is used to represent a high-impedance condition on the associated signal line. Because the high-impedance state at PTDI is logically high due to pullup, it maps onto the idle bit pair).




Figure 3. Complete Linking Shadow Protocol

Select Protocol

The select protocol is the LASP's means of receiving (at PTDI) address, position, and secondary TAP configuration information from an IEEE Std 1149.1 bus master. A 10-bit address value, 3-bit position value, and 3-bit configuration are decoded from the received data-one and/or data-zero bit pairs. These bit pairs are interpreted in least-significant-bit-first order.

Acknowledge Protocol

Following the receipt of a complete select-protocol sequence, the protocol result provisionally is set to NO MATCH and the connect status set to OFF. The received address and position then are compared to that at the LASP address (A_9-A_0) inputs and position (P_2-P_0) inputs, respectively. If these values match, the LASP immediately (with no delay) responds with an acknowledge protocol transmitted from PTDO. A 10-bit address value, 3-bit position value, and 3-bit configuration are encoded into data-one and/or data-zero bit pairs and transmitted. These are, by definition, the same as received in the select protocol. The bit pairs are to be interpreted in least-significant-bit-first order. If either received address or position do not match that at the A_9-A_0 or P_2-P_0 inputs, respectively, no acknowledge protocol is transmitted and the linking shadow protocol is considered complete.

Protocol Errors

Protocol errors occur when bit pairs are received out of sequence. Some of these sequencing errors can be tolerated and produce protocol result SOFT ERROR, and no specific action occurs as a result. Other errors represent cases where the message information could be incorrectly received and produce protocol result HARD ERROR, and these are characterized by sequences in which at least one bit of message data has been properly transmitted, followed by a sequencing error; when protocol result HARD ERROR occurs, any connection to an LASP is dissolved. [Table 1](#) lists the bit-pair sequences that produce protocol results SOFT ERROR and HARD ERROR. A HARD ERROR also results when the primary TAP state changes during select protocol, following the proper transmission of at least one bit of address data. Figures 5, 6, and 7 show shadow-protocol timing in case of protocol result HARD ERROR, while Figure 8 shows shadow-protocol timing in the case of protocol result SOFT ERROR.

Table 1. Linking Shadow Protocol Errors

SOFT ERROR	HARD ERROR
I(D)I	
I(D)(S)I	
I(D)(S)(D)I	IS(D)I
I(S)I	IS(D)S(D)I
IS(S)(D)I	IS(D)S(S)I
IS(S)(D)(S)I	

Long Address

Receipt of an address longer than ten bits produces protocol result HARD ERROR, and the LASP assumes OFF status. The sole exceptions are when all data 1s are received or all data 0s are received. In these special cases, the global addresses represented by these bit sequences are observed and appropriate action taken. That is, in the case that only data 1s (ten or more) are received, the shadow-protocol result is TEST SYNCHRONIZATION (if the primary TAP state is Pause-DR or Pause-IR) and, in the case that only data 0s (ten or more) are received, the linking shadow-protocol result is RESET (see test-synchronization address and reset address).

Short Address

In all cases, receipt of an address of less than ten bits produces protocol result HARD ERROR, and the LASP assumes OFF status.

Long/Short Command

In all cases, receipt of a command that is not a multiple of six bits produces protocol result HARD ERROR, and the LASP assumes OFF status.

ARCHITECTURE

Blocks for linking shadow protocol receive and linking shadow protocol transmit are responsible for receipt of select protocol and transmission of acknowledge protocol, respectively. Connect control block monitors the primary TAP state to enable receipt/acknowledge of shadow protocols in appropriate states (namely, the stable, non-shift TAP states: Test-Logic-Reset, Run-Test/Idle, Pause-DR, and Pause-IR). Upon receipt of a valid shadow protocol, this block performs the address and position matching required to compute the shadow-protocol result.

Based on the linking shadow protocol result or protocol bypass ($\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$) inputs, the connect control block configures the secondary TAP network. In conjunction, it also sets the states of and $\overline{\text{CON}}_2$ – $\overline{\text{CON}}_0$ outputs.

TAP-State Monitor

The TAP-state monitor is a synchronous finite-state machine that monitors the primary TAP state. The state diagram is shown in Figure 4 and mirrors that specified by IEEE Std 1149.1. The TAP-state monitor proceeds through its states based on the level of PTMS at the rising edge of PTCK. Each state is described both in terms of its significance for LASP devices and for connected IEEE Std 1149.1-compliant devices (called targets). However, the monitor state (primary TAP) can be different from that of disconnected scan chains (secondary TAP).

TEST-LOGIC-RESET

The LASP TAP-state monitor powers up in the Test-Logic-Reset state. Alternatively, the LASP can be forced asynchronously to this state by assertion of its PTRST input. In the stable Test-Logic-Reset state, the LASP is enabled to receive and respond to linking shadow protocols. The LASP does not recognize the TSA in this state. For a target device in the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

RUN-TEST/IDLE

In the stable Run-Test/Idle state, the LASP is enabled to receive and respond to linking shadow protocols. The LASP does not recognize the TSA in this state. For a target device, Run-Test/Idle is a stable state in which the test logic actively can be running a test or can be idle.




Figure 4. TAP Monitor State Diagram

SELECT-DR-SCAN, SELECT-IR-SCAN

The LASP is not enabled to receive and respond to linking shadow protocols in the Select-DR-Scan and Select-IR-Scan states. For a target device, no specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

CAPTURE-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Capture-DR state. For a target device in the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the Capture-DR state is exited.

SHIFT-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Shift-DR state. For a target device, upon entry to the Shift-DR state, the selected data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least-significant bit of the selected data register. While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.

EXIT1-DR, EXIT2-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Exit1-DR and Exit2-DR states. For a target device, the Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

PAUSE-DR

In the stable Pause-DR state, the LASP is enabled to receive and respond to linking shadow protocols. Additionally, the TSA can be recognized in this state. For target devices, no specific function is performed in the stable Pause-DR state. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

UPDATE-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Update-DR state. For a target device, if the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

CAPTURE-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Capture-IR state. For a target device in the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the Capture-IR state is exited.

SHIFT-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Shift-IR state. For a target device, upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least-significant bit of the instruction register. While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle.

EXIT1-IR, EXIT2-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Exit1-IR and Exit2-IR states. For target devices, the Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

PAUSE-IR

In the stable Pause-IR state, the LASP is enabled to receive and respond to linking shadow protocols. Additionally, the TSA can be recognized in this state. For target devices, no specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

UPDATE-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Update-IR state. For target devices, the current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.

Address Matching

Connect status of the LASP is computed by a match of the address received in the last valid linking-shadow protocol against that at the address (A_9 – A_0) inputs as well as against the three dedicated addresses that are internal to the LASP (DSA, RSA, and TSA). Table 2 shows the address map.

Table 2. Address Map

ADDRESS NAME	BINARY CODE	HEX CODE	LINK SHADOW PROTOCOL RESULT	RESULTANT PRIMARY- TO-SECONDARY CONNECT STATUS
Reset address (RSA)	0000000000	000	RESET	RESET
Matching address	A_9 – A_0	A_9 – A_0	MATCH	ON
Disconnect address (DSA)	1111111110	3FE	DISCONNECT	OFF
Test synchronization address (TSA)	1111111111	3FF	TEST SYNCHRONIZATION	MULTICAST
All other addresses	All others	All others	NO MATCH	OFF

Upon receipt of a valid linking shadow protocol, if the linking shadow protocol address and position match the address inputs A_9 – A_0 and position inputs P_2 – P_0 , respectively, the LASP responds by transmitting an acknowledge protocol. Following the complete transmission of the acknowledge protocol, the LASP assumes ON status, in which the secondary TAPs are configured as requested by the linking shadow protocol. The ON status allows the scan chains associated with the LASP secondary TAPs to be controlled from the multidrop primary TAP as if it were directly wired as such. Figures 9 and 10 show the linking shadow protocol timing for MATCH result when the prior LASP connect status is ON and OFF, respectively. If the linking-shadow protocol address or position does not match the address inputs A_9 – A_0 or position inputs P_2 – P_0 (unless the address is one of the three dedicated global addresses described below), the LASP responds immediately by assuming the OFF status, in which PTDO and STDO₂–STDO₀ are high impedance and STMS₂–STMS₀ are held at their last levels. This has the effect of deselecting the scan chains associated with the LASP secondary TAPs, but leaves the TAP state of the scan chains unchanged. No acknowledge protocol is sent. Figures 11 and 12 show the linking shadow protocol timing for a NO MATCH result when the prior LASP connect status is ON and OFF, respectively.

DISCONNECT ADDRESS

The disconnect address (DSA) is one of the three internally dedicated addresses that are recognized globally. When an LASP receives the DSA, it immediately responds by assuming the OFF status, in which PTDO and STDO₂–STDO₀ are high impedance and STMS₂–STMS₀ are held at their last levels. This has the effect of deselecting the scan chain associated with the LASP secondary TAP, but leaves the TAP state of the scan chain unchanged. No acknowledge protocol is sent. Figures 13 and 14 show the linking shadow protocol timing for DISCONNECT result when the prior LASP connect status is ON and OFF, respectively. The same result occurs when a nonmatching address is received. No specific action to disconnect an LASP is required, as a given LASP is disconnected by the address that connects another. The dedicated DSA ensures that at least one address is available for the purpose of disconnecting all receiving LASPs. It is especially useful when the currently selected scan chain is in a different TAP state than that to be selected. In such a case, the DSA is used to leave the former scan chain in the proper state, after which the primary TAP state is moved to that needed to select the latter scan chain.

RESET ADDRESS

The reset address (RSA) is one of the three internally dedicated addresses that are recognized globally. When an LASP receives the RSA, it immediately responds by assuming the RESET status in which PTDO and STDO₂–STDO₀ are at high impedance and STMS₂–STMS₀ are forced to the high level. This has the effect of deselecting and resetting to Test-Logic-Reset state the scan chain associated with the LASP secondary TAP. No acknowledge protocol is sent. Figures 15 and 16 show the linking shadow protocol timing for RESET result when the prior LASP connect status is ON and OFF, respectively.

TEST SYNCHRONIZATION ADDRESS

The test synchronization address (TSA) is one of the three internally dedicated addresses that are recognized globally. When an LASP receives the TSA, it immediately responds by assuming the MULTICAST status, in which PTDI and PTMS are connected to STDO and STMS, respectively, of only those secondary TAPs whose TAP state is Pause-DR or Pause-IR while PTDO is high impedance. No acknowledge protocol is sent. The result of receipt of TSA on a secondary TAP whose TAP state is Test-Logic-Reset or Run-Test-Idle is disconnect. Figures 17 and 18 show the linking shadow protocol timing for TEST SYNCHRONIZATION result when the prior LASP connect status is ON and OFF, respectively. The TSA allows simultaneous operation of the scan chains of all selected LASPs, either for global TAP-state movement or for scan input of common serial test data via PTDI. This is especially useful in the former case, to simultaneously move such scan chains into the Run-Test/Idle state in which module-level or module-to-module BIST operations can operate synchronous to TCK in that TAP state and, in the later case, to scan common test setup/data into multiple like modules. In conjunction with the use of the pass-through input/output pairs (PX to SX₂–SX₀ and PY to SY₂–SY₀), the multicast mode can be effective for ISP of like modules.

Protocol Bypass

Protocol bypass is selected by a low $\overline{\text{BYP}}_5$ input. This protocol-bypass mode forces the LASP into BYP status. The remaining bypass $\overline{\text{BYP}}_4$ – $\overline{\text{BYP}}_0$ inputs are used for configuring the primary-to-secondary TAP connections, regardless of previous linking shadow protocol results, and the corresponding $\overline{\text{CON}}_2$ – $\overline{\text{CON}}_0$ outputs are made active (low). Receipt of the linking shadow protocols is disabled. When $\overline{\text{BYP}}_5$ is taken low, the primary-to-secondary TAP connections are configured immediately (asynchronously to PTCK). The PTMS signal also is connected to its respective secondary TAP signal STMS₂–STMS₀ unless $\overline{\text{PTRST}}$ is low, in which case STMS₂–STMS₀ remain high until $\overline{\text{PTRST}}$ is released. Also, the linking-shadow protocol receive block is reset to its power-up state and is held in this state, such that select protocols appearing at the primary TAP are ignored. When the $\overline{\text{BYP}}_5$ input is released (taken high), the LASP immediately (asynchronously to PTCK) resumes the connect status selected by the last valid linking shadow protocol. The linking shadow protocol receive block again is enabled to respond to select protocols. Figures 19 and 20 show protocol-bypass timing when the LASP connect status before $\overline{\text{BYP}}_5$ active is ON and OFF, respectively.

Asynchronous Reset

While the $\overline{\text{PTRST}}$ input always is buffered directly to the STRST₂–STRST₀ outputs, it also serves as an asynchronous reset for the LASP. Given that $\overline{\text{BYP}}_5$ is high, when $\overline{\text{PTRST}}$ goes low, the LASP immediately assumes TRST status, in which $\overline{\text{CON}}_2$ – $\overline{\text{CON}}_0$ are high and PTDO and STDO₂–STDO₀ are at high impedance. Otherwise, if $\overline{\text{BYP}}_5$ is low, the LASP assumes BYP/TRST status. In either case, STMS₂–STMS₀ are set high so that connected IEEE Std 1149.1-compliant devices can be driven synchronously to their Test-Logic-Reset states. While $\overline{\text{PTRST}}$ is low, receipt of linking shadow protocols is disabled. Figures 21 and 22 show asynchronous reset timing when the LASPs connect status before $\overline{\text{PTRST}}$ active is ON and OFF, respectively. Figure 23 shows asynchronous reset timing when $\overline{\text{BYP}}_5$ is low.

Connect Indicators

The $\overline{\text{CON}}_2$ – $\overline{\text{CON}}_0$ outputs indicate secondary-scan-port activity (STDO₂–STDO₀, STMS₂–STMS₀ active), regardless of whether such activity is achieved via protocol bypass or linking shadow protocol. When acknowledge protocol is in progress, the $\overline{\text{CON}}_2$ – $\overline{\text{CON}}_0$ outputs are high.





Figure 5. Linking Shadow Protocol Timing
Protocol Result = HARD ERROR (PTMS Change During Select Protocol);
Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON






Figure 7. Linking Shadow Protocol Timing
Protocol Result = HARD ERROR (No Command);
Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 8. Linking Shadow Protocol Timing
Protocol Result = SOFT ERROR; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 9. Linking Shadow Protocol Timing
Protocol Result = MATCH; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 10. Linking Shadow Protocol Timing
Protocol Result = MATCH; Prior Connect Status = OFF




Figure 11. Linking Shadow Protocol Timing
Protocol Result = NO MATCH; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 12. Linking Shadow Protocol Timing
Protocol Result = NO MATCH; Prior Connect Status = OFF




Figure 13. Linking Shadow Protocol Timing
Protocol Result = DISCONNECT; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 14. Linking Shadow Protocol Timing
Protocol Result = DISCONNECT; Prior Connect Status = OFF




Figure 15. Linking Shadow Protocol Timing
Protocol Result = RESET; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 16. Linking Shadow Protocol Timing
Protocol Result = RESET; Prior Connect Status = OFF




Figure 17. Linking Shadow Protocol Timing
Protocol Result = TEST SYNCHRONIZATION (all on);
Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 18. Linking Shadow Protocol Timing
Protocol Result = TEST SYNCHRONIZATION (all on); Prior Connect Status = OFF





Figure 19. Protocol Bypass Timing, All TAPs ON,
Stand-Alone Device, Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON



**Figure 20. Protocol Bypass Timing, All TAPs ON,
Stand-Alone Device, Prior Connect Status = OFF**




Figure 21. Asynchronous Reset and Output-Enable Timing,
Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 22. Asynchronous Reset Timing,
Prior Connect Status = OFF




Figure 23. Asynchronous Reset Timing,
Bypass Mode, Prior Connect Status = All ON

SN54LVT8986, SN74LVT8986
3.3-V LINKING ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS

SCBS759E – OCTOBER 2002 – REVISED MAY 2007

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		−0.5	4.6	V
V _I	Input voltage range ⁽²⁾		−0.7	7	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		−0.5	7	V
I _{OL}	Current into any output in the low state	SN54LVT8986		96	mA
		SN74LVT8986		128	
I _O	Current into any output in the high state ⁽³⁾	SN54LVT8986		48	mA
		SN74LVT8986		64	
I _{IK}	Input clamp current	V _I < 0		±20	mA
I _{OK}	Output clamp current	V _O < 0		±20	mA
I _O	Continuous output current	V _O = 0 to V _{CC}		±35	mA
T _{stg}	Storage temperature range		−65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

(3) This current flows only when the output is in the high state and $V_O < V_{CC}$.

Recommended Operating Conditions

		SN54LVT88986 ⁽¹⁾		SN74LVT88986		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		µs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

(1) Product Preview

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVT8986 ⁽¹⁾		SN74LVT8986		UNIT
				MIN	TYP ⁽²⁾	MAX	MIN	
V _{IK}		V _{CC} = 2.7 V, I _I = −18 mA		−1.2		−1.2		V
V _{OH}		V _{CC} = 2.7 V to 3.6 V, I _{OH} = −100 μA		V _{CC} − 0.3		V _{CC} − 0.3		V
		V _{CC} = 2.7 V, I _{OH} = −8 mA		2.4		2.4		
		V _{CC} = 3 V	I _{OH} = −24 mA	2				
			I _{OH} = −32 mA			2		
V _{OL}		V _{CC} = 2.7 V	I _{OL} = 100 μA	0.2		0.2		V
			I _{OL} = 24 mA	0.5		0.5		
		V _{CC} = 2.7 V	I _{OL} = 16 mA	0.4		0.4		
			I _{OL} = 32 mA	0.5		0.5		
			I _{OL} = 48 mA	0.55				
			I _{OL} = 64 mA			0.55		
I _I		V _{CC} = 0 or 3.6 V, V _I = 5.5 V	10		10		μA	
	PTCK	V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1		±1			
I _{IH}	PTDI, PTMS, PTRST, PX	V _{CC} = 3.6 V	V _I = V _{CC}	1		1		μA
	A ₉₋₀ , P ₂₋₀ , BYP ₅₋₀ , STD ₁₂₋₀ , SX ₂₋₁ , CTDI, OE			1		1		
I _{IL}	PTDI, PTMS, PTRST, PX	V _{CC} = 3.6 V,	V _I = GND	−8 −30		−8 −30		μA
	A ₉₋₀ , P ₂₋₀ , BYP ₅₋₀ , STD ₁₂₋₀ , SX ₂₋₁ , CTDI, OE			−25 −100		−25 −100		
I _{off}		V _{CC} = 0,	V _I or V _O = 0 to 4.5 V			±100		μA
I _{OZH}	PTDO, STDO ₂₋₀ , STMS ₂₋₀ , STCK ₂₋₀ , STRST ₂₋₀ , PY, SY ₂₋₀	V _{CC} = 3.6 V,	V _O = 3 V	5		5		μA
I _{OZL}	PTDO, STDO ₂₋₀ , STMS ₂₋₀ , STCK ₂₋₀ , STRST ₂₋₀ , PY, SY ₂₋₀	V _{CC} = 3.6 V,	V _O = 0.5 V	−5		−5		μA
I _{OZPU}		V _{CC} = 0 to 1.5 V,	V _O = 0.5 V to 3 V,			±100 ⁽³⁾ ±100		μA
I _{OZPD}		V _{CC} = 1.5 V to 0,	V _O = 0.5 V to 3 V			±100 ⁽³⁾ ±100		μA

(1) Product Preview

(2) All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

(3) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT8986 ⁽¹⁾			SN74LVT8986			UNIT
			MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND, $I_O = 0$	OFF, STCK2-0 = H, STMS2-0 = H			2			2	mA
		ON, PTDO = L, STCK2-0 = L, STDO2-0 = L, STMS2-0 = L			25			25	
		ON, PTDO = H, STCK2-0 = H, STDO2-0 = H, STMS2-0 = H			7			7	
		STRST2-0, STCK2-0 = L			10			10	
ΔI_{CC} ⁽⁴⁾	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.2			0.2	mA
C_i	$V_I = 3\text{ V or }0$				7.5			7.5	pF
C_o	$V_O = 3\text{ V or }0$				8.5			8.5	pF

(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 24)

			SN54LVT8986 ⁽¹⁾		SN74LVT8986		UNIT
			MIN	MAX	MIN	MAX	
f_{clock1}	Clock frequency, LASP not cascaded	PTCK		40		40	MHz
f_{clock2}	Clock frequency, LASP cascaded			33		33	
t_{w1}	Pulse duration, LASP not cascaded	PTCK high	15		15		ns
		PTCK low	10		10		
t_{w2}	Pulse duration, LASP cascaded	PTCK high	15		15		
		PTCK low	15		15		
t_{w3}	Pulse duration	PTRST low	9		9		
t_{su}	Setup time	A_9-A_0 and P_2-P_0 before PTCK $\downarrow$ ⁽²⁾	10.2		8		ns
		STDI $_0$ -STDI $_2$, PTDI before PTCK $\uparrow$	10.1		10		
		CTDI before PTCK $\uparrow$	2		2		
		PTMS before PTCK $\uparrow$	10		10		
		$\overline{\text{BYP}}_5$ before PTCK $\uparrow$			8		
t_h	Hold time	$\overline{\text{BYP}}_4$, $\overline{\text{BYP}}_2$ - $\overline{\text{BYP}}_0$ before PTCK $\downarrow$			8		ns
		A_9-A_0 and P_2-P_0 after PTCK $\downarrow$ ⁽²⁾	4		4		
		CTDI, STDI $_0$ -STDI $_2$, PTDI after PTCK $\uparrow$	4		4		
		PTMS after PTCK $\uparrow$	4		4		
		$\overline{\text{BYP}}_5$ after PTCK $\uparrow$	4		4		
t_h	Hold time	$\overline{\text{BYP}}_4$, $\overline{\text{BYP}}_2$ - $\overline{\text{BYP}}_0$ after PTCK $\downarrow$	4		4		ns

(1) Product Preview

(2) These requirements apply only in the case in which the address inputs are changed during a linking shadow protocol. For normal application of the LASP, it is recommended that the address and position inputs remain static throughout any shadow protocols. In such cases, the timing of address and position inputs relative to PTCK need not be considered.

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 24](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT8986 ⁽¹⁾				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	
t _{pd}	$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0$	$\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$		13.5		14.5	ns
	$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0\downarrow$	STMS ₂ –STMS ₀		16.5		18	
	PTCK	STCK ₂ –STCK ₀		9.5		10.5	
	PTCK↓	$\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$		15		17.5	
	PTCK↓ (linking shadow protocol acknowledge)	PTDO		12		14.5	
t _{pd} ⁽²⁾	PTCK↓ (connect)	STMS ₂ –STMS ₀		17		21	ns
t _{pd}	PTCK↓	STDO ₂ –STDO ₀		13.5		16	ns
	PTMS	STMS ₂ –STMS ₀		13		14	
	PTRST	$\overline{\text{STRST}}_2\text{--}\overline{\text{STRST}}_0$		11		12	
t _{PLH}	$\overline{\text{PTRST}}\downarrow$	$\overline{\text{CON}}_2\text{--}\overline{\text{CON}}_0$		19.5		21.5	ns
		STMS ₂ –STMS ₀		17.5		18.5	
t _{pd}	PTCK↓	PTDO, CTDO		12		14.5	ns
	PX	SY ₂ –SY ₀		8		9	
	SX ₂ –SX ₀	PY		9		10	
t _{en} ⁽³⁾	$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0\downarrow$	PTDO, STDO ₂ –STDO ₀		13		15	ns
t _{dis}	$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0\downarrow$	PY, SY ₂ –SY ₀		16		18	ns
t _{en} ⁽³⁾	$\overline{\text{OE}}\downarrow$	STDO ₂ –STDO ₀		14		15	ns
t _{en}	$\overline{\text{OE}}\downarrow$	SY ₂ –SY ₀		14		15	ns
t _{PZH} ⁽³⁾	PTCK↓	PTDO, STDO ₂ –STDO ₀		17		18	ns
t _{dis} ⁽³⁾	$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0\downarrow$	PTDO, STDO ₂ –STDO ₀		11		12	ns
t _{dis}	$\overline{\text{BYP}}_5\text{--}\overline{\text{BYP}}_0\downarrow$	PY, SY ₂ –SY ₀		11		12	ns
t _{dis} ⁽³⁾	$\overline{\text{OE}}\uparrow$	STDO ₂ –STDO ₀		10		11	ns
t _{dis}	$\overline{\text{OE}}\uparrow$	SY ₂ –SY ₀		10		11	ns
t _{dis} ⁽³⁾	PTCK↓	PTDO, STDO ₂ –STDO ₀		15		17	ns
t _{dis}	PTCK↓	PY, SY ₂ –SY ₀		17		19	ns
t _{dis} ⁽³⁾	$\overline{\text{PTRST}}\downarrow$	PTDO, STDO ₂ –STDO ₀		18		20	ns
t _{dis}	$\overline{\text{PTRST}}\downarrow$	PY, SY ₂ –SY ₀		21.5		23.5	ns

(1) Product Preview

(2) The transitions at STMS_x are possible only when a linking shadow protocol select is issued while STMS_x is held (in the OFF status) at a level that differs from that at PTMS. Such operation is not recommended because state synchronization of the primary TAP to secondary TAP cannot be ensured.

(3) In most applications, the node to which PTDO and STDO₂–STDO₀ are connected has a pullup resistor. In such cases, this parameter is not significant.


Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 24](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVT8986				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	
t_{pd}	$\overline{BYP}_5\text{--}\overline{BYP}_0$	$\overline{CON}_2\text{--}\overline{CON}_0$	13.5		14.5		ns
	$\overline{BYP}_5\text{--}\overline{BYP}_0\downarrow$	STMS ₂ –STMS ₀	16.5		18		
	PTCK	STCK ₂ –STCK ₀	9.5		10.5		
	PTCK $\downarrow$	$\overline{CON}_2\text{--}\overline{CON}_0$	15		17.5		
	PTCK $\downarrow$ (linking shadow protocol acknowledge)	PTDO	12		14.5		
$t_{pd}^{(1)}$	PTCK $\downarrow$ (connect)	STMS ₂ –STMS ₀	17		21		ns
t_{pd}	PTCK $\downarrow$	STDO ₂ –STDO ₀	13.5		16		ns
	PTMS	STMS ₂ –STMS ₀	13		14		
	$\overline{PTRST}$	$\overline{STRST}_2\text{--}\overline{STRST}_0$	11		12		
t_{PLH}	$\overline{PTRST}\downarrow$	$\overline{CON}_2\text{--}\overline{CON}_0$	19.5		21.5		ns
		STMS ₂ –STMS ₀	17.5		18.5		
t_{pd}	PTCK $\downarrow$	PTDO, CTDO	12		14.5		ns
	PX	SY ₂ –SY ₀	8		9		
	SX ₂ –SX ₀	PY	9		10		
$t_{en}^{(2)}$	$\overline{BYP}_5\text{--}\overline{BYP}_0\downarrow$	PTDO, STDO ₂ –STDO ₀	13		15		ns
t_{dis}	$\overline{BYP}_5\text{--}\overline{BYP}_0\downarrow$	PY, SY ₂ –SY ₀	16		18		ns
$t_{en}^{(2)}$	$\overline{OE}\downarrow$	STDO ₂ –STDO ₀	14		15		ns
t_{en}	$\overline{OE}\downarrow$	SY ₂ –SY ₀	14		15		ns
$t_{PZH}^{(2)}$	PTCK $\downarrow$	PTDO, STDO ₂ –STDO ₀	17		18		ns
$t_{dis}^{(2)}$	$\overline{BYP}_5\text{--}\overline{BYP}_0\downarrow$	PTDO, STDO ₂ –STDO ₀	11		12		ns
t_{dis}	$\overline{BYP}_5\text{--}\overline{BYP}_0\downarrow$	PY, SY ₂ –SY ₀	11		12		ns
$t_{dis}^{(2)}$	$\overline{OE}\uparrow$	STDO ₂ –STDO ₀	10		11		ns
t_{dis}	$\overline{OE}\uparrow$	SY ₂ –SY ₀	10		11		ns
$t_{dis}^{(2)}$	PTCK $\downarrow$	PTDO, STDO ₂ –STDO ₀	15		17		ns
t_{dis}	PTCK $\downarrow$	PY, SY ₂ –SY ₀	17		19		ns
$t_{dis}^{(2)}$	$\overline{PTRST}\downarrow$	PTDO, STDO ₂ –STDO ₀	18		20		ns
t_{dis}	$\overline{PTRST}\downarrow$	PY, SY ₂ –SY ₀	21.5		23.5		ns


- (1) The transitions at STMS_x are possible only when a linking shadow protocol select is issued while STMS_x is held (in the OFF status) at a level that differs from that at PTMS. Such operation is not recommended because state synchronization of the primary TAP to secondary TAP cannot be ensured.
- (2) In most applications, the node to which PTDO and STDO₂–STDO₀ are connected has a pullup resistor. In such cases, this parameter is not significant.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 24. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVT8986PM	Active	Production	LQFP (PM) 64	160 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVT8986
SN74LVT8986PMG4	Active	Production	LQFP (PM) 64	160 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVT8986

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SN74LVT8986PM	PM	LQFP	64	160	8 X 20	150	315	135.9	7620	15.2	13.1	13
SN74LVT8986PMG4	PM	LQFP	64	160	8 X 20	150	315	135.9	7620	15.2	13.1	13



4215162/A 03/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT



PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4215162/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).

EXAMPLE STENCIL DESIGN

PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4215162/A 03/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025