

## SN75ALS197 クワッド差動ライン・レシーバ

### 1 特長


- ITU 勧告 V.10、V.11、X.26、X.27 の要件を満たす、または超える
- ノイズの多い環境の、長いバス・ラインでのマルチポイント・バス伝送用に設計
- 最大 20Mbps で動作する設計
- 3 ステート出力
- 同相入力電圧範囲: -7V ~ 7V
- 入力感度: ±300mV
- 入力ヒステリシス: 120mV (標準値)
- 高入力インピーダンス: 12kΩ (最小値)
- 5V 単一電源で動作
- 低消費電流要件: 35mA (最大値)
- AM26LS32A と比較して速度および消費電力が向上

### 2 アプリケーション

- モータ・ドライブ
- ファクトリ・オートメーション / 制御

### 3 概要

SN75ALS197 は、高度な低消費電力のショットキー・テクノロジを使用して設計された、3 ステート出力を搭載したモノリシック・クワッド・ライン・レシーバです。このテクノロジにより、バー設計、金型製造、ウェハー製造がまとめて改善されています。その結果、電力要件は大幅に低くなり、他の設計に比べてはるかに高いデータ・スループットを実現



できます。このデバイスは、ITU 勧告 V.10、V.11、X.26、X.27 の仕様を満たしています。3 ステート出力機能により、入力がオープンの場合に出力が常に High になるようフェイルセーフ設計のバス構成システムに直接接続できます。

このデバイスは、最大 20Mbps の速度での平衡マルチポイント・バス伝送用に最適化されています。入力は高い入力インピーダンス、ノイズ耐性を高める入力ヒステリシス、-7V ~ 7V の同相入力電圧範囲にわたって ±300mV の入力感度を特長としています。このデバイスは 4 つのチャネルに共通するアクティブ High およびアクティブ Low のイネーブル機能も備えています。このデバイスは、SN75ALS192 クワッド差動ライン・ドライバと組み合わせて使用すると、最適な性能を発揮するよう設計されています。


SN75ALS197 は、0°C ~ 70°C での動作が規定されています。

### パッケージ情報

| 部品番号       | パッケージ (1)    | パッケージ・サイズ (2)  |
|------------|--------------|----------------|
| SN75ALS197 | SOIC (D, 16) | 9.9mm × 6mm    |
|            | PDIP (N, 16) | 19.3mm × 9.4mm |
|            | SO (NS, 16)  | 10mm × 7.8mm   |

(1) 詳細については、[セクション 10](#) を参照してください。

(2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



<sup>†</sup> この記号は ANSI/IEEE 規格 91-1984 と IEC Publication 617-12 に準拠しています。



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール（機械翻訳）を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

## Table of Contents

|  |          |  |           |
|--|----------|--|-----------|
| <b>1 特長</b> .....                              | <b>1</b> | <b>6 Parameter Measurement Information</b> .....                           | <b>11</b> |
| <b>2 アプリケーション</b> .....                        | <b>1</b> | <b>7 Detailed Description</b> .....  | <b>13</b> |
| <b>3 概要</b> .....                              | <b>1</b> | <b>7.1 Device Functional Modes</b> .....                                   | <b>13</b> |
| <b>4 Pin Configuration and Functions</b> ..... | <b>3</b> | <b>8 Device and Documentation Support</b> .....                            | <b>14</b> |
| <b>5 Specifications</b> .....                  | <b>4</b> | <b>8.1 ドキュメントの更新通知を受け取る方法</b> .....  | <b>14</b> |
| 5.1 Absolute Maximum Ratings.....              | 4        | <b>8.2 サポート・リソース</b> .....   | <b>14</b> |
| 5.2 Dissipation Ratings.....                   | 4        | <b>8.3 商標</b> .....  | <b>14</b> |
| 5.3 Recommended Operating Conditions.....      | 4        | <b>8.4 静電気放電に関する注意事項</b> .....   | <b>14</b> |
| 5.4 Thermal Information.....                   | 4        | <b>8.5 用語集</b> .....   | <b>14</b> |
| 5.5 Electrical Characteristics.....            | 5        |  |           |
| 5.6 Switching Characteristics.....             | 5        | <b>9 Revision History</b> .....  | <b>14</b> |
| 5.7 Typical Characteristics.....               | 6        | <b>10 Mechanical, Packaging, and Orderable</b><br><b>Information</b> ..... | <b>14</b> |

## 4 Pin Configuration and Functions




図 4-1. D or N Package (Top View)

表 4-1. Pin Functions

| PIN             |     | TYPE <sup>(1)</sup> | DESCRIPTION   |
|-----------------|-----|---------------------|---|
| NAME            | NO. |                     |   |
| 1B              | 1   | I                   | Channel 1 Differential Receiver Inverting Input     |
| 1A              | 2   | I                   | Channel 1 Differential Receiver Non-Inverting Input |
| 1Y              | 3   | O                   | Channel 1 Single Ended Output                       |
| G               | 4   | I                   | Active High Enable                                  |
| 2Y              | 5   | O                   | Channel 2 Single Ended Output                       |
| 2A              | 6   | I                   | Channel 2 Differential Receiver Non-Inverting Input |
| 2B              | 7   | I                   | Channel 2 Differential Receiver Inverting Input     |
| GND             | 8   | GND                 | Device GND  |
| 3B              | 9   | I                   | Channel 3 Differential Receiver Inverting Input     |
| 3A              | 10  | I                   | Channel 3 Differential Receiver Non-Inverting Input |
| 3Y              | 11  | O                   | Channel 3 Single Ended Output                       |
| $\bar{G}$       | 12  | I                   | Active Low Enable                                   |
| 4Y              | 13  | O                   | Channel 4 Single Ended Output                       |
| 4A              | 14  | I                   | Channel 4 Differential Receiver Non-Inverting Input |
| 4B              | 15  | I                   | Channel 4 Differential Receiver Inverting Input     |
| V <sub>CC</sub> | 16  | PWR                 | Device VCC (4.75 V to 5.25 V)                       |

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                  |  | MIN                          | MAX | UNIT |
|------------------|--|------------------------------|-----|------|
| V <sub>CC</sub>  | Supply voltage, see note <sup>(2)</sup>                      |                              | 7   | V    |
| V <sub>I</sub>   | Input voltage, A or B inputs                                 |                              | ±15 | V    |
| V <sub>ID</sub>  | Differential input voltage, see note <sup>(3)</sup>          |                              | ±15 | V    |
| V <sub>I</sub>   | Enable input voltage   |                              | 7   | V    |
| I <sub>OL</sub>  | Low-level output current                                     |                              | 50  | mA   |
|                  | Continuous total dissipation                                 | See Dissipation Rating Table |     |      |
| T <sub>A</sub>   | Operating free-air temperature range                         | 0                            | 70  | °C   |
| T <sub>stg</sub> | Storage temperature range                                    | -65                          | 150 | °C   |
|                  | Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds |                              | 260 | °C   |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input voltage, are with respect to network ground terminal.

(3) Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

### 5.2 Dissipation Ratings

| PACKAGE | T <sub>A</sub> ≤ 25°C POWER RATING | DERATING FACTOR | T <sub>A</sub> = 70°C POWER RATING |
|---------|------------------------------------|-----------------|------------------------------------|
| D       | 950 mW                             | 7.6 mW/°C       | 608 mW                             |
| N       | 1150 mW                            | 9.2 mW/°C       | 736 mW                             |

### 5.3 Recommended Operating Conditions

|  | MIN  | NOM | MAX  | UNIT |
|--|------|-----|------|------|
| Supply voltage, V <sub>CC</sub>                | 4.75 | 5   | 5.25 | V    |
| Common-mode input voltage, V <sub>IC</sub>     |      |     | ±7   | V    |
| Differential input voltage, V <sub>ID</sub>    |      |     | ±12  | V    |
| High-level input voltage, V <sub>IH</sub>      | 2    |     |      | V    |
| Low-level input voltage, V <sub>IL</sub>       |      |     | 0.8  | V    |
| High-level output current, I <sub>OH</sub>     |      |     | -400 | µA   |
| Low-level output current, I <sub>OL</sub>      |      |     | 16   | mA   |
| Operating free-air temperature, T <sub>A</sub> | 0    | 70  |      | °C   |

### 5.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | N (PDIP) | D (SOIC) | UNIT |
|-------------------------------|--|----------|----------|------|
|                               |  | 16 Pins  | 16 Pins  |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 60.6     | 84.6     | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 48.1     | 43.5     | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 40.6     | 43.2     | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 27.5     | 10.4     | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 40.3     | 42.8     | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

## 5.5 Electrical Characteristics

over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| PARAMETER        |   | TEST CONDITIONS                                |                             | MIN                 | TYP <sup>(1)</sup> | MAX  | UNIT             |
|------------------|---|--|-----------------------------|---------------------|--------------------|------|------------------|
| $V_{IT+}$        | Positive-going input threshold voltage      |  |                             |                     |                    | 300  | mV               |
| $V_{IT-}$        | Negative-going input threshold voltage      |  |                             | -300 <sup>(1)</sup> |                    |      | mV               |
| $V_{hys}$        | Hysteresis voltage ( $V_{IT+} - V_{IT-}$ )  | See <a href="#">図 5-1</a>                      |                             |                     | 120                |      | mV               |
| $V_{IK}$         | Enable-input clamp voltage                  | $I_I = -18 \text{ mA}$                         |                             |                     |                    | -1.5 | V                |
| $V_{OH}$         | High-level output voltage                   | $V_{ID} = 300 \text{ mV}$ ,                    | $I_{OH} = -400 \mu\text{A}$ | 2.7                 | 1.6                |      | V                |
| $V_{OL}$         | Low-level output voltage                    | $V_{ID} = -300 \text{ mV}$                     | $I_{OL} = 8 \text{ mA}$     |                     |                    | 0.45 | V                |
|                  |   |  | $I_{OL} = 16 \text{ mA}$    |                     |                    | 0.5  |                  |
| $I_{OZ}$         | High-impedance-state output current         | $V_{CC} = 5.25 \text{ V}$                      | $V_O = 2.4 \text{ V}$       |                     |                    | 20   | $\mu\text{A}$    |
|                  |   |  | $V_{OH} = 0.4 \text{ V}$    |                     |                    | -20  |                  |
| $I_I$            | Line input current                          | Other input at 0 V, See <a href="#">Note 3</a> | $V_I = 15 \text{ V}$        |                     | 0.7                | 1.2  | $\mu\text{A}$    |
|                  |   |  | $V_I = -15 \text{ V}$       |                     | -1.0               | -1.7 |                  |
| $I_H$            | High-level enable-input current             |  | $V_{IH} = 2.7 \text{ V}$    |                     |                    | 20   | $\mu\text{A}$    |
|                  |   |  | $V_{IH} = 5.25 \text{ V}$   |                     |                    | 100  |                  |
| $I_{IL}$         | Low-level enable-input current              | $V_{IL} = 0.4 \text{ V}$                       |                             |                     |                    | -100 | $\mu\text{A}$    |
| Input resistance |   |  |                             | 12                  | 18                 |      | $\text{k}\Omega$ |
| $I_{os}$         | Short-circuit output current <sup>(2)</sup> | $V_{ID} = 3 \text{ V}$ ,                       | $V_O = 0$                   | -15                 | -78                | -130 | $\text{mA}$      |
| $I_{cc}$         | Supply current                              | Outputs disabled                               |                             |                     | 22                 | 35   | $\text{mA}$      |

- (1) The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.
- (2) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- (3) Refer to ANSI Standard EIA/TIA-422-B and EIA/TIA-423-B for exact conditions.

## 5.6 Switching Characteristics

$V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER |   | TEST CONDITIONS   |                           | MIN | TYP | MAX | UNIT |
|-----------|---|---|---------------------------|-----|-----|-----|------|
| $t_{PLH}$ | Propagation delay time, low- to high-level output | $V_{ID} = -2.5 \text{ V}$ to $2.5 \text{ V}$ ,<br>See <a href="#">図 6-2</a> | $C_L = 15 \text{ pF}$     | 15  | 22  |     | ns   |
| $t_{PHL}$ | Propagation delay time, high- to low-level output |   |                           | 15  | 22  |     | ns   |
| $t_{PZH}$ | Output enable time to high level                  | $C_L = 15 \text{ pF}$ ,   | See <a href="#">図 6-3</a> | 13  | 25  |     | ns   |
| $t_{PZL}$ | Output enable time to low level                   |   |                           | 11  | 25  |     |      |
| $t_{PHZ}$ | Output disable time from high level               | $C_L = 15 \text{ pF}$ ,   | See <a href="#">図 6-3</a> | 13  | 25  |     | ns   |
| $t_{PLZ}$ | Output disable time from low level                |   |                           | 15  | 22  |     |      |

## 5.7 Typical Characteristics




図 5-1. Output Voltage vs Enable Voltage




図 5-2. Output Voltage vs Enable Voltage




図 5-3. Output Voltage vs Enable Voltage




図 5-4. Output Voltage vs Enable Voltage




图 5-5. Output Voltage vs Differential Input Voltage




图 5-6. High-level Output Voltage vs Free-air Temperature




图 5-7. High-level Output Voltage vs High-level Output Current




图 5-8. High-level Output Voltage vs High-level Output Current




図 5-9. Low-level Output Voltage vs Free-air Temperature




図 5-10. Low-level Output Voltage vs Low-level Output Current




図 5-11. Low-level Output Voltage vs Low-level Output Current




図 5-12. Supply Current vs Supply Voltage




図 5-13. Supply Current vs Free-air Temperature




図 5-14. Supply Current vs Differential Input Voltage




図 5-15. Supply Current vs Frequency




図 5-16. Input Resistance vs Free-air Temperature




図 5-17. Input Current vs Input Voltage to Gnd




図 5-18. Switching Time vs Free-air Temperature




図 5-19. Propagation Delay Time vs Supply Voltage

## 6 Parameter Measurement Information






図 6-1.  $V_{OH}$  and  $V_{OL}$  Test Circuit






TEST CIRCUIT



VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_O = 50 \Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.
- B.  $C_L$  includes probe and jig capacitance.

図 6-2.  $t_{PLH}$  And  $t_{PHL}$  Test Circuit and Voltage Waveforms



NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. Enable G is tested with G high; Ḡ is tested with G low.

- A.  $C_L$  includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Enable G is tested with G high; Ḡ is tested with G low.

**図 6-3.  $t_{PHZ}$ ,  $T_{PZH}$ ,  $T_{PLZ}$ , and  $t_{PZL}$  Load Circuit and Voltage Waveforms**

## 7 Detailed Description

### 7.1 Device Functional Modes

表 7-1. Function Table (each receiver)

| DIFFERENTIAL INPUTS A-B                   | ENABLES <sup>(1)</sup> |           | OUTPUT Y |
|---|------------------------|-----------|----------|
|   | G                      | $\bar{G}$ |          |
| $V_{ID} \geq 0.3 \text{ V}$               | H                      | X         | H        |
|   | X                      | L         | H        |
| $-0.3 \text{ V} < V_{ID} < 0.3 \text{ V}$ | H                      | X         | ?        |
|   | X                      | L         | ?        |
| $V_{ID} \leq -0.3 \text{ V}$              | H                      | X         | L        |
|   | X                      | L         | L        |
| X   | L                      | H         | Z        |
| Open                                      | H                      | X         | H        |
|   | X                      | L         | H        |

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off)




図 7-1. Schematics of Inputs and Outputs

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.2 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

### 8.3 商標

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことをお勧めします。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.5 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision B (May 1995) to Revision C (October 2023) | Page              |
|---|-------------------|
| • ドキュメント全体にわたって表、図、相互参照の採番方法を変更.....                            | <a href="#">1</a> |

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| SN75ALS197D      | LIFEBUY       | SOIC         | D               | 16   | 40          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | 0 to 70      | 75ALS197                |         |
| SN75ALS197DR     | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | 0 to 70      | 75ALS197                | Samples |
| SN75ALS197N      | ACTIVE        | PDIP         | N               | 16   | 25          | RoHS & Green    | NIPDAU                               | N / A for Pkg Type   | 0 to 70      | SN75ALS197N             | Samples |
| SN75ALS197NSR    | ACTIVE        | SO           | NS              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | 0 to 70      | 75ALS197                | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN75ALS197DR  | SOIC         | D               | 16   | 2500 | 330.0              | 16.4               | 6.5     | 10.3    | 2.1     | 8.0     | 16.0   | Q1            |
| SN75ALS197NSR | SO           | NS              | 16   | 2000 | 330.0              | 16.4               | 8.2     | 10.5    | 2.5     | 12.0    | 16.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS197DR  | SOIC         | D               | 16   | 2500 | 353.0       | 353.0      | 32.0        |
| SN75ALS197NSR | SO           | NS              | 16   | 2000 | 356.0       | 356.0      | 35.0        |


**TUBE**


\*All dimensions are nominal

| Device      | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T ( $\mu$ m) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------------|--------|
| SN75ALS197D | D            | SOIC         | 16   | 40  | 507    | 8      | 3940         | 4.32   |
| SN75ALS197N | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230        | 4.32   |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.  
E. Reference JEDEC MS-012 variation AC.


4040047-6/M 06/11

## LAND PATTERN DATA


D (R-PDSO-G16)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)

Example  
Solder Mask Opening  
(See Note E)

4211283-4/E 08/12


- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**14-PINS SHOWN**

**PLASTIC SMALL-OUTLINE PACKAGE**




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.


**NS0016A**



# PACKAGE OUTLINE

**SOP - 2.00 mm max height**

SOP



4220735/A 12/2021

## NOTES:



1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#)やかかるTI製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用されるTIの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated