

# THVD1400V 柔軟な I/O 電源、スルーレート制御、内蔵 IEC ESD 保護機能を備えた 3V~5.5V RS-485 トランシーバ

## 1 特長

- TIA/EIA-485A 規格の要件に適合またはそれを上回る性能
- RS-485 電源電圧: 3V~5.5V
- 5V 電源で 2.1V を超える差動出力により PROFIBUS に準拠
- ロジック信号インターフェイス用の 1.65V~5.5V 電源
- 半二重 RS-422/RS-485
- 最大データ・レートを構成可能
  - SLR = High: 500kbps
  - SLR = Low またはフローティング: 20Mbps
- バス I/O 保護
  - ±16kV HBM ESD
  - ±12kV IEC 61000-4-2 接触放電
  - ±12kV IEC 61000-4-2 エアーギヤップ放電
  - ±4kV IEC 61000-4-4 高速過渡バースト
  - ±16V のバス・フォルト保護 (バス・ピンの絶対最大電圧)
- 拡張産業用温度範囲に対応: -40°C~125°C
- 低い消費電力
  - シャットダウン時消費電流: 5µA 未満
  - 動作中の静止電流: 3mA 未満
- グリッチなしの電源オン / オフによるホット・プラグイン機能
- 開放、短絡、アイドル・バスのフェイルセーフ
- 1/8 単位負荷 (最大 256 のバス・ノード)
- 小型で省スペースの熱効率の高い 10 ピン VSON パッケージ (3mm × 3mm)

## 2 アプリケーション

- ファクトリ・オートメーションおよび制御
- ビル・オートメーション
- モータ駆動
- 電力供給
- 産業用輸送
- HVAC システム
- スマート・メータ
- 通信インフラ

## 3 概要

THVD1400V は、産業用アプリケーション向けの半二重 RS-422/RS-485 トランシーバです。3~5.5V のバス電源、1.65V~5.5V の低レベル・ロジック・インターフェイスのサポートなどの機能を備えています。このデバイスはスルーレート選択機能を備えており、これを使うと、SLR ピンの設定に基づいて 2 つの最大速度でこのデバイスを使うことができます。

ロジック電源ピンが独立しているため、MCU と RS-485 トランシーバが異なる電源電圧で動作している場合でも追加のレベル・シフタは不要です。バスのピンは、高レベルの IEC 接触放電 ESD イベントの影響を受けないため、システム・レベルの保護部品を追加する必要がなくなります。同相電圧範囲が広く、バスのピンでの入力リードが小さいため、このデバイスは長いケーブルを使用するマルチポイントのアプリケーションに適しています。


THVD1400V は、省スペースで熱効率の高い 10-VSON パッケージ (3mm × 3mm) で供給されます。このデバイスは、-40°C~125°C の周囲温度での動作が規定されています。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>
THVD1400V	VSON (10)	3mm x 3mm

(1) 詳細については、[セクション 11](#) を参照してください。

(2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



アプリケーション概略図



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、[ti.com](http://ti.com) で必ず最新の英語版をご参照くださいますようお願いいたします。

## Table of Contents

1 特長.....	1	7.2 Functional Block Diagrams.....	14
2 アプリケーション.....	1	7.3 Feature Description.....	14
3 概要.....	1	7.4 Device Functional Modes.....	14
4 Pin Configuration and Functions.....	3	8 Application Information Disclaimer.....	16
5 Specifications.....	4	8.1 Application Information.....	16
5.1 Absolute Maximum Ratings.....	4	8.2 Typical Application.....	16
5.2 ESD Ratings .....	4	8.3 Power Supply Recommendations.....	22
5.3 ESD Ratings [IEC].....	4	8.4 Layout.....	22
5.4 Recommended Operating Conditions.....	5	9 Device and Documentation Support.....	23
5.5 Thermal Information.....	5	9.1 Device Support.....	23
5.6 Power Dissipation.....	5	9.2 ドキュメントの更新通知を受け取る方法.....	23
5.7 Electrical Characteristics.....	6	9.3 サポート・リソース.....	23
5.8 Switching Characteristics_500 kbps.....	8	9.4 Trademarks.....	23
5.9 Switching Characteristics_20 Mbps.....	9	9.5 静電気放電に関する注意事項.....	23
5.10 Typical Characteristics.....	10	9.6 用語集.....	23
6 Parameter Measurement Information.....	12	10 Revision History.....	23
7 Detailed Description.....	14	11 Mechanical, Packaging, and Orderable Information.....	23
7.1 Overview.....	14		

## 4 Pin Configuration and Functions




図 4-1. VSON (DRC) Package, 10-Pins  
(Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
V <sub>IO</sub>	1	Logic Supply	Supply for logic I/O signals (R, RE, D, DE, and SLR)
R	2	Digital output	Logic output RS-485 data
DE	3	Digital input	Driver enable/disable. Internal pull-down. Driver disabled by default
RE	4	Digital input	Receiver enable/disable. Internal pull-up. Receiver disabled by default
D	5	Digital input	Logic input RS485 data. Internal pull-up. Drives the bus high by default if driver is enabled
GND	6	GND	Ground
SLR	7	Digital input	Slew rate control. Internal pull-down, default 20 Mbps operation. Logic high SLR enables slow speed (500 kbps)
A	8	Bus input/output	RS-485 bus pin. This pin is non-inverting driver output or non-inverting receiver input
B	9	Bus input/output	RS-485 bus pin. This pin is inverting driver output or inverting receiver input
V <sub>CC</sub>	10	Power	3 V to 5.5 V supply
Thermal Pad		--	Connect to GND for optimal thermal and electrical performance

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

		MIN	MAX	UNIT
Logic supply voltage	$V_{IO}$	-0.5	7	V
Supply voltage	$V_{CC}$	-0.5	7	V
Bus voltage	Voltage at any bus pin (A or B) with respect to GND	-16	16	V
Differential bus voltage	Max differential voltage between A and B $V_{DIFF} = (A - B)$	-16	16	V
Input voltage	Range at any logic pin (D, DE, SLR, or $\overline{RE}$ )	-0.3	$V_{IO} + 0.2,7$	V
Receiver output current	$I_O$	-24	24	mA
Storage temperature	$T_{STG}$	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

### 5.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus terminals (A, B) and GND	$\pm 16,000$	V
		All pins except bus terminals and GND		$\pm 4,000$	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		$\pm 1,500$	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 ESD Ratings [IEC]

				VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Contact discharge, per IEC 61000-4-2	Bus terminals and GND	$\pm 12,000$	V	
		Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	$\pm 12,000$		
$V_{(EFT)}$	Electrical fast transient	Per IEC 61000-4-4		Bus terminals	$\pm 4,000$	V

## 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	5.5		V
$V_{IO}$	I/O supply voltage		1.65	5.5		V
$V_I$	Input voltage at any bus terminal (separately or common mode) <sup>(1)</sup>		-7	12		V
$V_{IH}$	High-level input voltage (D, DE, $\overline{RE}$ , SLR inputs)		0.7* $V_{IO}$	$V_{IO}$		V
$V_{IL}$	Low-level input voltage (D, DE, $\overline{RE}$ , SLR inputs)		0	0.3* $V_{IO}$		V
$I_O$	Output current, driver		-60	60		mA
$I_{OR}$	Output current, receiver	$V_{IO} = 1.8$ V or 2.5 V	-4	4		mA
$I_{OR}$	Output current, receiver	$V_{IO} = 3.3$ V or 5 V	-8	8		mA
$R_L$	Differential load resistance		54	60		$\Omega$
$1/t_{UI}$	Signaling rate	SLR = $V_{IO}$			500	kbps
		SLR = GND or floating			20	Mbps
$T_A$ <sup>(2)</sup>	Operating ambient temperature		-40	125		°C
$T_J$ <sup>(2)</sup>	Junction temperature		-40	150		°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.  
(2) Operation is specified for internal (junction) temperatures upto 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches typical 170°C.

## 5.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>			THVD1400V	UNIT
			DRC (VSON)	
			10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance		53.3	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance		60.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		26.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter		2.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		26.5	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance		10.4	°C/W

(1) For more information about traditional and new thermalmetrics, see the see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.6 Power Dissipation

PARAMETER		TEST CONDITIONS				Typical	Max	UNIT
$P_D$	Driver and receiver enabled, $V_{CC} = 5.5$ V, $T_A = 125$ °C, D = square wave 50% duty	Unterminated; $R_L = 300$ $\Omega$ , $C_L = 50$ pF	SLR = H	500 kbps	60	100		mW
			SLR = L	20Mbps	180	220		mW
$P_D$	Driver and receiver enabled, $V_{CC} = 5.5$ V, $T_A = 125$ °C, D = square wave 50% duty	RS-422 load; $R_L = 100$ $\Omega$ , $C_L = 50$ pF	SLR = H	500 kbps	100	150		mW
			SLR = L	20Mbps	200	250		mW
$P_D$	Driver and receiver enabled, $V_{CC} = 5.5$ V, $T_A = 125$ °C, D = square wave 50% duty	RS-485 load; $R_L = 54$ $\Omega$ , $C_L = 50$ pF	SLR = H	500 kbps	175	230		mW
			SLR = L	20Mbps	250	300		mW

## 5.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC} = 5$  V and  $V_{IO} = 3.3$  V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Driver</b>						
$V_{ODI}$	Driver differential output voltage magnitude	$R_L = 60 \Omega$ , $-7 \text{ V} \leq V_{test} \leq 12 \text{ V}$ (See <a href="#">图 6-1</a> )	1.5	3.3		V
		$R_L = 60 \Omega$ , $-7 \text{ V} \leq V_{test} \leq 12 \text{ V}$ , $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ (See <a href="#">图 6-1</a> )	2.1	3.3		V
		$R_L = 100 \Omega$ (See <a href="#">图 6-2</a> )	2	4		V
		$R_L = 54 \Omega$ , $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ (See <a href="#">图 6-2</a> )	2.1	3.3		V
		$R_L = 54 \Omega$ (See <a href="#">图 6-2</a> )	1.5	3.3		V
$\Delta V_{ODI} $	Change in magnitude of differential output voltage	$R_L = 54 \Omega$ or $100 \Omega$ (See <a href="#">图 6-2</a> )	-50	50		mV
$V_{OC}$	Common-mode output voltage	$R_L = 54 \Omega$ or $100 \Omega$ (See <a href="#">图 6-2</a> )		$V_{CC}/2$	3	V
$\Delta V_{OC(ss)}$	Change in steady-state common-mode output voltage	$R_L = 54 \Omega$ or $100 \Omega$ (See <a href="#">图 6-2</a> )	-50	50		mV
$V_{OC(pp)}$	Peak-to-peak common-mode output voltage	$R_L = 54 \Omega$ , $V_{CC} = 3.3 \text{ V}$ , DE = H, D = 20 Mbps square wave (See <a href="#">图 6-2</a> )		375		mV
$I_{os}$	Short-circuit output current	DE = $V_{IO}$ , $-7 \text{ V} \leq (V_A \text{ or } V_B) \leq 12 \text{ V}$ , or A shorted to B	-250	250		mA
<b>Receiver</b>						
$I_I$	Bus input current	DE = 0 V, $V_{CC}$ and $V_{IO} = 0 \text{ V}$ or $5.5 \text{ V}$	$V_I = 12 \text{ V}$	85	100	$\mu\text{A}$
			$V_I = -7 \text{ V}$	-100	-70	$\mu\text{A}$
$V_{TH+}$	Positive-going input threshold voltage <sup>(1)</sup>	Over common-mode range of - 7 V to 12 V		-85	-45	mV
$V_{TH-}$	Negative-going input threshold voltage <sup>(1)</sup>			-200	-150	mV
$V_{HYS}$	Input hysteresis			25	50	mV
$C_{A,B}$	Input differential capacitance	Measured between A and B, $f = 1 \text{ MHz}$		20		pF
$V_{OH}$	Output high voltage	$I_{OH} = -8 \text{ mA}$ , $V_{IO} = 3$ to $3.6 \text{ V}$ or $4.5 \text{ V}$ to $5.5 \text{ V}$	$V_{IO} - 0.4$	$V_{IO} - 0.2$		V
$V_{OL}$	Output low voltage	$I_{OL} = 8 \text{ mA}$ , $V_{IO} = 3$ to $3.6 \text{ V}$ or $4.5 \text{ V}$ to $5.5 \text{ V}$		0.2	0.4	V
$V_{OH}$	Output high voltage	$I_{OH} = -4 \text{ mA}$ , $V_{IO} = 1.65$ to $1.95 \text{ V}$ or $2.25 \text{ V}$ to $2.75 \text{ V}$	$V_{IO} - 0.4$	$V_{IO} - 0.2$		V
$V_{OL}$	Output low voltage	$I_{OL} = 4 \text{ mA}$ , $V_{IO} = 1.65$ to $1.95 \text{ V}$ or $2.25 \text{ V}$ to $2.75 \text{ V}$		0.2	0.4	V
$I_{OZ}$	Output high-impedance current, R pin	$V_O = 0 \text{ V}$ or $V_{IO}$ , $RE = V_{IO}$		-2	2	$\mu\text{A}$
<b>Logic</b>						
$I_{IN}$	Input current (D, RE, DE, SLR)	$3 \text{ V} \leq V_{IO} \leq 5.5 \text{ V}$ , $0 \text{ V} \leq V_{IN} \leq V_{IO}$	-5	5		$\mu\text{A}$
<b>Thermal Protection</b>						
$T_{SHDN}$	Thermal shutdown threshold	Temperature rising	150	170		°C
$T_{HYS}$	Thermal shutdown hysteresis			15		°C
<b>Supply</b>						
UV <sub>VCC</sub> (rising)	Rising under-voltage threshold on $V_{CC}$			2.5	2.7	V
UV <sub>VCC</sub> (falling)	Falling under-voltage threshold on $V_{CC}$		2	2.1		V
UV <sub>VCC(hys)</sub>	Hysteresis on under-voltage of $V_{CC}$			400		mV
UV <sub>VIO</sub> (rising)	Rising under-voltage threshold on $V_{IO}$			1.4	1.6	V
UV <sub>VIO</sub> (falling)	Falling under-voltage threshold on $V_{IO}$		1.2	1.3		V
UV <sub>VIO(hys)</sub>	Hysteresis on under-voltage of $V_{IO}$			100		mV

## 5.7 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC} = 5\text{ V}$  and  $V_{IO} = 3.3\text{ V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC}$	Supply current (quiescent), $V_{CC} = 4.5\text{ V}$ to $5.5\text{ V}$	Driver and receiver enabled $\bar{RE} = 0\text{ V}$ , $DE = V_{IO}$ , No load	1.5	3	mA	
		Driver enabled, receiver disabled $\bar{RE} = V_{IO}$ , $DE = V_{IO}$ , No load	1.4	2.5	mA	
		Driver disabled, receiver enabled $\bar{RE} = 0\text{ V}$ , $DE = 0\text{ V}$ , No load	0.8	1.25	mA	
		Driver and receiver disabled $\bar{RE} = V_{IO}$ , $DE = 0\text{ V}$ , $D = \text{open}$ , No load	0.2	4	$\mu\text{A}$	
$I_{CC}$	Supply current (quiescent), $V_{CC} = 3\text{ V}$ to $3.6\text{ V}$	Driver and receiver enabled $\bar{RE} = 0\text{ V}$ , $DE = V_{IO}$ , No load	1.4	2.1	mA	
		Driver enabled, receiver disabled $\bar{RE} = V_{IO}$ , $DE = V_{IO}$ , No load	1	1.6	mA	
		Driver disabled, receiver enabled $\bar{RE} = 0\text{ V}$ , $DE = 0\text{ V}$ , No load	0.7	1.1	mA	
		Driver and receiver disabled $\bar{RE} = V_{IO}$ , $DE = 0\text{ V}$ , $D = \text{open}$ , No load	0.2	4	$\mu\text{A}$	
$I_{IO}$	Logic supply current (quiescent), $V_{IO} = 3\text{ V}$ to $3.6\text{ V}$	Driver disabled, Receiver enabled, $SLR = \text{GND}$ $DE = 0\text{ V}$ , $\bar{RE} = 0\text{ V}$ , No load	10	18	$\mu\text{A}$	
		Driver disabled, Receiver enabled, $SLR = V_{IO}$ $DE = 0\text{ V}$ , $\bar{RE} = 0\text{ V}$ , No load	13	22	$\mu\text{A}$	
		Driver disabled, Receiver disabled, $SLR = \text{GND}$ $DE = 0\text{ V}$ , $\bar{RE} = V_{IO}$ , No load	2	3	$\mu\text{A}$	
		Driver disabled, Receiver disabled, $SLR = V_{IO}$ $DE = 0\text{ V}$ , $\bar{RE} = V_{IO}$ , No load	5	7	$\mu\text{A}$	

(1)  $V_{TH+}$  is specified to be at least  $V_{HYS}$  higher than  $V_{TH-}$ .

## 5.8 Switching Characteristics\_500 kbps

500-kbps (with  $SLR = V_{IO}$ ) over recommended operating conditions. All typical values are at  $25^\circ C$  and supply voltage of  $V_{CC} = 5$  V and  $V_{IO} = 3.3$  V, unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
<b>Driver</b>									
$t_r, t_f$	Differential output rise/fall time	$R_L = 54 \Omega, C_L = 50 \text{ pF}$ See <a href="#">图 6-3</a>	$V_{CC} = 3$ to $3.6$ V, Typical at $3.3$ V	200	250	600	ns		
			$V_{CC} = 4.5$ to $5.5$ V, Typical at $5$ V	200	270	600	ns		
$t_{PHL}, t_{PLH}$	Propagation delay		$V_{CC} = 3$ to $3.6$ V, Typical at $3.3$ V	200	500	ns			
			$V_{CC} = 4.5$ to $5.5$ V, Typical at $5$ V	180	450	ns			
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $		$V_{CC} = 3$ to $3.6$ V, Typical at $3.3$ V	2	15	ns			
			$V_{CC} = 4.5$ to $5.5$ V, Typical at $5$ V	2	15	ns			
$t_{PHZ}, t_{PLZ}$	Disable time	$RE = X$	See <a href="#">图 6-4</a> and <a href="#">图 6-5</a>	80	200	ns			
$t_{PZH}, t_{PZL}$	Enable time	$RE = 0$ V		200	650	ns			
		$RE = V_{IO}$		6	13	$\mu$ s			
<b>Receiver</b>									
$t_r, t_f$	Output rise/fall time	$C_L = 15 \text{ pF}$	See <a href="#">图 6-6</a>	5	20	ns			
$t_{PHL}, t_{PLH}$	Propagation delay			30	90	ns			
				4	6	ns			
$t_{PHZ}, t_{PLZ}$	Disable time	$DE = X, V_{IO} < 3$ V	See <a href="#">图 6-7</a>	20	65	ns			
		$DE = X, V_{IO} \geq 3$ V		50	ns				
$t_{PZH(1)}, t_{PZL(1)}$	Enable time	$DE = V_{IO}, V_{IO} < 3$ V		80	170	ns			
		$DE = V_{IO}, V_{IO} \geq 3$ V		80	155	ns			
$t_{PZH(2)}, t_{PZL(2)}$	Enable time	$DE = 0$ V	See <a href="#">图 6-8</a>	7	14	$\mu$ s			

## 5.9 Switching Characteristics\_20 Mbps

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC} = 5$  V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Driver</b>						
$t_r, t_f$	Differential output rise/fall time	$R_L = 54 \Omega, C_L = 50 \text{ pF}$ See <a href="#">図 6-3</a>	$V_{CC} = 3$ to $3.6$ V, Typical at $3.3$ V	6	15	ns
			$V_{CC} = 4.5$ to $5.5$ V, Typical at $5$ V	6	15	ns
$t_{PHL}, t_{PLH}$	Propagation delay	$R_L = 54 \Omega, C_L = 50 \text{ pF}$ See <a href="#">図 6-3</a>	$V_{CC} = 3$ to $3.6$ V, Typical at $3.3$ V	25	50	ns
			$V_{CC} = 4.5$ to $5.5$ V, Typical at $5$ V	20	40	ns
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $	$V_{CC} = 3$ to $3.6$ V, Typical at $3.3$ V	1	6	ns	ns
			$V_{CC} = 4.5$ to $5.5$ V, Typical at $5$ V	1	6	ns
$t_{PHZ}, t_{PLZ}$	Disable time	$RE = X$	<a href="#">See 図 6-4 and 図 6-5</a>	25	50	ns
		$RE = 0$ V		30	70	ns
$t_{PZH}, t_{PZL}$	Enable time	$RE = V_{IO}$ , $V_{IO} = 1.65$ V to $2.75$ V		6	13	$\mu$ s
		$RE = V_{IO}$ , $V_{IO} = 3$ V to $5.5$ V		6	13	$\mu$ s
<b>Receiver</b>						
$t_r, t_f$	Output rise/fall time	$C_L = 15$ pF	<a href="#">See 図 6-6</a>	5	10	ns
$t_{PHL}, t_{PLH}$	Propagation delay	$C_L = 15$ pF		30	90	ns
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $	$C_L = 15$ pF, $V_{IO} < 2.25$ V		6	ns	ns
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $	$C_L = 15$ pF, $V_{IO} \geq 2.25$ V		8	ns	ns
$t_{PHZ}, t_{PLZ}$	Disable time	$DE = X, V_{IO} < 3$ V	<a href="#">See 図 6-7</a>	20	65	ns
$t_{PHZ}, t_{PLZ}$	Disable time	$DE = X, V_{IO} \geq 3$ V		50	ns	ns
$t_{PZH(1)}, t_{PZL(1)}$	Enable time	$DE = V_{IO}, V_{IO} < 3$ V		80	170	ns
$t_{PZH(1)}, t_{PZL(1)}$	Enable time	$DE = V_{IO}, V_{IO} \geq 3$ V		80	155	ns
$t_{PZH(2)}, t_{PZL(2)}$	Enable time	$DE = 0$ V	<a href="#">See 図 6-8</a>	6	14	$\mu$ s

## 5.10 Typical Characteristics



## 5.10 Typical Characteristics (continued)




图 5-7. Driver Rise and Fall Time vs Temperature (20 Mbps)




图 5-8. Driver Propagation Delay vs Temperature (20 Mbps)




图 5-9. Driver Differential Output voltage vs Temperature

## 6 Parameter Measurement Information




図 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load




図 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load




図 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




図 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load




図 6-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load





図 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays





図 6-7. Measurement of Receiver Enable/Disable Times With Driver Enabled






図 6-8. Measurement of Receiver Enable Times With Driver Disabled

## 7 Detailed Description

### 7.1 Overview

The THVD1400V is a half duplex RS-485 transceiver. The device has slew rate control pin SLR which can be used to set the device in maximum 20 Mbps mode or slew rate limited 500 kbps mode. THVD1400V also has low level logic interface  $V_{IO}$  pin to run RS-485 bus at 3 to 5.5 V supply, while the microcontroller can be at any voltage between 1.65 V to 5.5 V. This feature eliminates any level shifter that may be otherwise needed between the microcontroller and the RS-485 transceiver.

### 7.2 Functional Block Diagrams



### 7.3 Feature Description

The THVD1400V operates from 3 V to 5.5 V bus supply and 1.65 to 5.5 V logic supply. For applications wanting to keep same bus supply and logic supply,  $V_{CC}$  and  $V_{IO}$  can be shorted on PCB. Internal ESD protection circuits on bus pins protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to  $\pm 12$  kV (Contact Discharge),  $\pm 12$  kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to  $\pm 4$  kV.

### 7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this condition, the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{IO}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

表 7-1. Driver Function Table

INPUT	ENABLE	OUTPUTS		FUNCTION
		D	DE	
H	H	H	L	Actively drive bus high
L	H	L	H	Actively drive bus low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus high by default

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{TH+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{TH-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{TH+}$  and  $V_{TH-}$  the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go fail safe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**表 7-2. Receiver Function Table**

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	$\overline{RE}$	R	
$V_{TH+} < V_{ID}$	L	H	Receive valid bus high
$V_{TH-} < V_{ID} < V_{TH+}$	L	?	Indeterminate bus state
$V_{ID} < V_{TH-}$	L	L	Receive valid bus low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

#### 7.4.1 Operational Data rate

THVD1400V can be used in slow speed or fast speed RS-485 networks by configuring Slew rate control (SLR) pin. 表 7-3 describes slew rate control function.

**表 7-3. Slew rate control function table**

Signal state	Driver	Receiver	Comment
SLR = $V_{IO}$	Maximum speed of operation = 500kbps	Maximum speed of operation = 500kbps	Active high slew rate limiting applied on driver output and glitch filter in receiver path enabled
SLR = GND or floating	Maximum speed of operation = 20Mbps	Maximum speed of operation = 20Mbps	Slew rate limiting on driver output disabled and glitch filter in receiver path disabled

#### 7.4.2 Protection Features

THVD1400V has in-built protection features such as supply undervoltage, bus short circuit and thermal shutdown.

Supply undervoltage protection is present on both  $V_{CC}$  and  $V_{IO}$  supply. This maintains the bus output and receiver logic output in known driven state when the supply is above the rising undervoltage threshold. 表 7-4 describes the device behavior in various scenarios of supply levels.

**表 7-4. Supply Function Table**

$V_{CC}$	$V_{IO}$	Driver Output	Receiver Output
> UV <sub>VCC(rising)</sub>	> UV <sub>VIO(rising)</sub>	Determined by DE and D inputs	Determined by $\overline{RE}$ and A-B
< UV <sub>VCC(falling)</sub>	> UV <sub>VIO(rising)</sub>	High impedance	Undetermined
> UV <sub>VCC(rising)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance
< UV <sub>VCC(falling)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance

Bus terminals are protected against high voltage short circuit events up to  $\pm 16$  V. Additionally, bus short circuit current is limited to 250 mA. In events like bus contention when multiple drivers are driving the bus simultaneously, the current through the bus terminals is internally limited. If the power dissipation makes the junction temperature cross 150°C, thermal shutdown is activated which disables the driver and receiver and reduces the on-chip power dissipation. The device is enabled once the junction temperature falls by the thermal shutdown hysteresis as specified in electrical parameter section of the data sheet.

## 8 Application Information Disclaimer

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The THVD1400V is a half duplex RS-485 transceiver used for asynchronous data transmissions. The driver and receiver enable pins, slew rate control pins allow the device to be applicable for various point-to-point, multipoint or multidrop network configurations.

### 8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length. [图 8-1](#) shows the two end nodes terminated, while remaining nodes are unterminated.



**图 8-1. Typical Half Duplex RS-485 Network With all Nodes Using THVD1400V**

#### 8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

##### 8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5% or 10%.

### 8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in [式 1](#).

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where:

- $t_r$  is the 10/90 rise time of the driver
- $c$  is the speed of light ( $3 \times 10^8$  m/s)
- $v$  is the signal velocity of the cable or trace as a factor of  $c$

THVD1400V can be used in both slow speed and high speed networks with SLR pin configurability. Slew rate limiting makes the driver output rise or fall time slower so that stub lengths can be increased.

### 8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 kΩ. Because the THVD1400V consists of 1/8 UL transceivers, connecting up to 256 transceivers to the bus is possible.

### 8.2.1.4 Receiver Failsafe

The differential receiver of the THVD1400V is *failsafe* to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{TH+}$ ,  $V_{TH-}$ , and  $V_{HYS}$  (the separation between  $V_{TH+}$  and  $V_{TH-}$ ). As shown in the [表 7-2](#), differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{TH+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{TH+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value,  $V_{HYS}$ , as well as the value of  $V_{TH+}$ .

### 8.2.1.5 Transient Protection

The bus pins of the THVD1400V transceiver family include on-chip ESD protection against  $\pm 16\text{-kV}$  HBM and  $\pm 12\text{-kV}$  IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance,  $C_{(S)}$ , and 78% lower discharge resistance,  $R_{(D)}$ , of the IEC model produce significantly higher discharge currents than the HBM model.




図 8-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

図 8-3 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left side of the diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which exceed the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right side of the diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients may occur in power generation and power-grid systems.





図 8-3. Power Comparison of ESD, EFT, and Surge Transients

For surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. **図 8-4** shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.



**図 8-4. Comparison of Transient Energies**

## 8.2.2 Detailed Design Procedure

To protect bus nodes against high-energy surge transients, the implementation of external transient protection devices is necessary. [図 8-5](#) suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. [表 8-1](#) shows the associated bill of materials.





図 8-5. Transient Protection Against Surge Transients for THVD1400V

表 8-1. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER <sup>(1)</sup>
XCVR	RS-485 transceiver	THVD1400V	TI
R1	10-Ω, pulse-proof thick-film resistor	CRCW0603010RJNEAHP	Vishay
R2			
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

(1) See the [Third Part Disclaimer](#).

### 8.2.3 Application Curves



## 8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pin as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

## 8.4 Layout

### 8.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
2. Use  $V_{CC}$  and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply atleast 100 nF decoupling capacitors as close as possible to the  $V_{CC}$  and  $V_{IO}$  pin of the transceiver, UART and/or controller ICs on the board.
5. Use at least two vias for  $V_{CC}$  and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
6. Use 1-k $\Omega$  to 10-k $\Omega$  pull-up and pull-down resistors for logic lines to limit noise currents in these lines during transient events.
7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

### 8.4.2 Layout Example




図 8-10. Layout Example for THVD1400V in VSON-10 Package

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 9.3 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2023	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
THVD1400VDRCR	Active	Production	VSON (DRC)   10	5000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1400V
THVD1400VDRCR.A	Active	Production	VSON (DRC)   10	5000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1400V

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1400VDRCR	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1400VDRCR	VSON	DRC	10	5000	367.0	367.0	35.0

# GENERIC PACKAGE VIEW


## DRC 10

## VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226193/A


**DRC0010J**



## PACKAGE OUTLINE

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218878/B 07/2018

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT



DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月