





THVD4411 JAJSOM1A - APRIL 2024 - REVISED APRIL 2024

THVD4411 120Ω の切り替え可能終端抵抗と IEC-ESD 保護機能を内蔵したマル チプロトコル (RS-232、RS-422、RS485) トランシーバ

1 特長

- TIA/EIA-485A および TIA/EIA-232F 規格の要件に 適合またはそれを上回る性能
- RS-232 仕様のトランスミッタ 1 個とレシーバ 1 個
- RS-485 仕様のトランスミッタ 1 個とレシーバ 1 個
- RS-485 モード用のオンチップの切り替え可能な 120Ω 終端抵抗
- RS-232 信号伝送用チャージ ポンプを内蔵
- 電源電圧:3V~5.5V
- ロジック データおよび制御信号用の 1.65V~5.5V 電
- 5V 電源で 2.1V を超える RS-485 差動出力により PROFIBUS に準拠
- RS-232 モードでの大きな出力スイング (代表値 ±9V)
- **SLR** ピンで選択可能なデータ レート:
 - RS-232 3T5R モード: 250kbps、1Mbps
 - RS-485 の半二重および全二重モード: 500kbps、 20Mbps
- バス I/O 保護
 - ±16kV HBM ESD
 - ±8kV IEC 61000-4-2 接触および ±15kV 気中放
 - ±4kV IEC 61000-4-4 高速過渡バースト
- ディスエーブル状態でシャットダウンピンを使用して著 しく消費電流を低減 (標準値 10µA)
- グリッチなしの電源オン/オフによるホットプラグイン機
- RS-485 仕様の 1/8 単位負荷 (最大 256 個のバスノ
- RS-485 レシーバに対する開放、短絡、アイドル バス のフェイルセーフ
- バス短絡保護、サーマルシャットダウン
- 拡張周囲温度範囲:-40℃~125℃
- 省スペースで熱効率の高い 4mm × 4mm VQFN-24 パッケージ

2 アプリケーション

- 産業用 PC
- ファクトリ オートメーション / 制御
- HVAC システム
- ビルオートメーション
- POS 端末
- グリッド インフラ
- 産業用輸送

3 概要


THVD4411 は、RS-232、RS-422、RS-485 の各物理層 をサポートする、高集積で堅牢なマルチプロトコルトランシ ーバです。このデバイスは、1 つのトランスミッタと 1 つの レシーバを搭載しており、1T1R RS-232 ポートをイネーブ ルにします。また、このデバイスには 1 つのトランスミッタと 1 つのレシーバが内蔵されており、半二重と全二重の RS-485 ポートをイネーブルにします。 モード選択ピンによ り、プロトコルの共有バスおよびロジックピンが共通の単一 のコネクタを共有できるようになります。RS-485 バス ピン と RS-232 レシーバ入力の終端が統合されているため、 外付け部品なしで完全な機能を持つ通信ポートを実現で きます。これらのデバイスはスルーレート選択機能を備え ています。このスルーレート選択機能を使うと、SLRピンの 設定に基づいて 2 つの最大速度でこれらのデバイスを使 うことができます。

レベル 4 IEC ESD 保護機能を内蔵しているため、システ ムレベルの外部保護部品は不要です。さらに、RS-485 レ シーバのフェイルセーフ機能は、バス入力が開放または 短絡しているとき、またはバスがアイドル状態のときに、受 信したロジック出力をロジック High に駆動します。 シャット ダウン モードの消費電流は非常に小さく (代表値 10μA)、 消費電力の制約が厳しいアプリケーションでに使用されま す。このデバイスには、RS-232 用のチャージ ポンプ、お よび RS-232 と RS-485 の両方のドライバ / レシーバに電 力を供給する 3V~5.5V の電源が必要です。独立したロ ジック電源 V_{IO} (1.65V~5.5V) により、低レベルのマイク ロコントローラとのインターフェイスが可能です。

パッケージ情報

部品番号		パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾		
	THVD4411	VQFN (24)	4mm × 4mm		

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



THVD4411 の概略回路図



Table of Contents

1	特長	1
2	アプリケーション	1
	概要	
4	Pin Configuration and Functions	3
	Specifications	
	5.1 Absolute Maximum Ratings	4
	5.2 ESD Ratings	
	5.3 ESD Ratings [IEC]	
	5.4 Recommended Operating Conditions	5
	5.5 Thermal Information	5
	5.6 Power Dissipation	6
	5.7 Electrical Characteristics	7
	5.8 Switching Characteristics_RS-485_500kbps	10
	5.9 Switching Characteristics_RS-485_20Mbps	10
	5.10 Switching Characteristics, Driver_RS232	1 1
	5.11 Switching Characteristics, Receiver_RS232	1 1
	5.12 Switching Characteristics_MODE switching	12
	5.13 Switching Characteristics_RS-485_Termination	
	resistor	13
	5.14 Typical Characteristics	
6	Parameter Measurement Information	17

/ Detailed Description	∠ა
7.1 Overview	23
7.2 Functional Block Diagram	23
7.3 Feature Description	<mark>24</mark>
7.4 Device Functional Modes	<mark>27</mark>
8 Application and Implementation	32
8.1 Application Information	32
8.2 Typical Application	32
8.3 Power Supply Recommendations	37
8.4 Layout	37
9 Device and Documentation Support	<mark>39</mark>
9.1 Device Support	39
9.2ドキュメントの更新通知を受け取る方法	39
9.3 サポート・リソース	39
9.4 Trademarks	
9.5 静電気放電に関する注意事項	39
9.6 用語集	39
10 Revision History	39
11 Mechanical, Packaging, and Orderable	
Information	39



4 Pin Configuration and Functions




図 4-1. 24-Pin VQFN Package (RGE) Top View

表 4-1. Pin Functions

NAME	NO.	TYPE	DESCRIPTION
V+	1		Positive charge pump rail
V _{CC}	2	Р	3V to 5.5V supply voltage
L1	3	0	Logic output (RS-232/RS-485)
L2	4	1	Logic input (RS-232/RS-485)
SLR	5	1	Slew rate control, internal pull-down. SLR=H enables slow speed (250kbps for RS-232, 500kbps for RS-485)
DIR	6	1	RS-485 TX/RX enable/disable. Internal pull-down
MODE0	7	1	MODE control nine
MODE1	8	1	MODE control pins
V _{IO}	9	Р	1.65V to 5.5V logic supply voltage
TERM_TX	10	1	120Ω Termination enable/disable across R1/R2 terminals. Internal Pull down
TERM_RX	11	1	120Ω Termination enable/disable across R3/R4 terminals. Internal Pull down
SHDN	12	I	Device enable/disable. Internal pull-down
R4	13	I/O	RS-485 inverting receiver input (B)
R3	14	I/O	RS-232 driver output or RS-485 non-inverting receiver input (A)
GND ⁽¹⁾	15, 16	G	Ground
R2	17	I/O	RS-232 receiver input or RS-485 bus pin (Y or A)
R1	18	I/O	RS-485 bus pin (Z or B)
V _{CC}	19	Р	3V to 5.5V supply voltage
V-	20		Negative charge pump rail
C2-	21		Negative terminal of charge pump capacitor
C1-	22		Negative terminal of charge pump capacitor
C1+	23		Positive terminal of charge pump capacitor
C2+	24		Positive terminal of charge pump capacitor

(1) GND pins 15 and 16 must be grounded on PCB.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Bus supply voltage	V _{CC} to GND	-0.5	6	V
Logic supply voltage	V _{IO} to GND	-0.5	V _{CC} + 0.2	V
Charge pump positive-output supply voltage	V+ to GND	-0.3	14	V
Charge pump negative-output supply voltage	V- to GND	0.3	-14	V
Charge pump capacitor terminals	C1+ to GND	V _{CC} - 0.3	V+	V
Charge pump capacitor terminals	C2+ to GND	-0.3	V+	V
Charge pump capacitor terminals	C1- to GND	-0.3	Vcc	V
Charge pump capacitor terminals	C2- to GND	V-	-0.3	V
Bus voltage	Voltage at any bus pin (R1, R2, R3, R4) with respect to GND	-16	16	V
Differential bus voltage	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination disbled	-22	22	V
Differential bus voltage RS485 mode	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination enabled	-6	6	V
Input voltage	Range at any logic pin (L2, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, DIR)	-0.3	V _{IO} + 0.2	V
Receiver output current	I _O (L1)	-8	8	mA
Storage temperature	T _{stg}	-65	150	°C
Junction temperature	T _J	-40	170	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	Bus terminals (R1, R2, R3, R4) and GND	±16,000	V
V _(ESD)			All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1,500	V

- 1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings [IEC]

				VALUE	UNIT
	powered or unpowered state, In	Contact discharge, per IEC 61000-4-2		±8,000	
V _(ESD)		Air-gap discharge, per IEC 61000-4-2	Bus terminals (R1, R2, R3, R4) and GND	±15,000	V
$V_{(EFT)}$	Electrical fast transient in RS485 HD or FD mode	Per IEC 61000-4-4	Bus terminals (R1, R2, R3, R4)	±4,000	V

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLLSFR9



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3		5.5	V
V _{IO}	I/O supply voltage		1.65		V _{CC}	V
V _{I (RS-485)}	Input voltage at any bus terminal (R1, R2, R3, R4) in RS-485 mode ⁽¹⁾	-7		12	V
V _{ID}	Differential input voltage in RS-488 R3)]	5 mode [(R1-R2) or (R2-R1), (R3-R4) or (R4-	-12		12	V
V _{I (RS-232)}	Receiver input voltage in RS-232 mode		-15		15	V
V _{IH}	High-level input voltage (L2, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, DIR inputs)		0.7*V _{IO}		V _{IO}	V
V _{IL}	Low-level input voltage (L2 SLR, § MODE1, DIR inputs)	SHDN, TERM_TX, TERM_RX, MODE0,	0		0.3*V _{IO}	V
Io	Output current, driver in RS-485 m	node	-60		60	mA
I _{OR}	Output current, receiver (L1)	V _{IO} = 1.8 V or 2.5 V	-2		2	mA
I _{OR}	Output current, receiver (L1)	V _{IO} = 3.3 V or 5 V	-4		4	mA
R _L	Differential load resistance in RS-4	185 mode	54	60		Ω
	Cianalia a asta in DC 405 as at	SLR = V _{IO}			500	kbps
4.4	Signaling rate in RS-485 mode	SLR = GND or floating			20	Mbps
1/t _{UI}	Cianalia a asta in DC 000 as at	SLR = V _{IO}			250	kbps
	Signaling rate in RS-232 mode	SLR = GND or floating			1	Mbps
T _A (2)	Operating ambient temperature	'	-40		125	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

5.5 Thermal Information

		THVD4411	
	THERMAL METRIC ⁽¹⁾	RGE (QFN)	UNIT
		24 PINS	_
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	27.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	°C/W

For more information about traditional and new thermalmetrics, see the <u>Semiconductor and ICPackage Thermal Metrics</u> application report.

⁽²⁾ Operation is specified for internal (junction) temperatures upto 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver and receiver when the junction temperature reaches 170°C.



5.6 Power Dissipation

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
	Driver outputs externally shorted to	Unterminated, TERM_TX = L,	SLR = H	500 kbps	160	200	144
P _{D (RS-485)}	receiver inputs, MODE1, MODE0 = 11,	TERM_RX = L	SLR = L	20Mbps	310	410	mW
D (110-400)		TERM_TX = TERM_RX = V _{IO}	SLR = H	500 kbps	430	500	mW
			SLR = L	20Mbps	485	575	
P	RS-232 mode with MODE1, MODE0 = 01	V_{CC} = V_{IO} = 5.5V, R3 bus line loaded with 3 k Ω , R3 load cap = 1000 pF, L2 toggling	SLR = L	1 Mbps	300	480	mW
P _D (RS-232)		V_{CC} = V_{IO} = 5.5V, R3 bus line loaded with 3 k Ω , R3 load cap = 2500 pF, L2 toggling	SLR = H	250 kbps	170	200	mW

English Data Sheet: SLLSFR9



5.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V , unless otherwise noted.

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
Driver_R	S-485							
		R_L = 60 Ω, -7 V ≤ V_{test} ≤ 12 V	(See 図 6-1)		1.5	2		V
		$R_L = 60 \Omega, -7 V \le V_{test} \le 12 V,$	4.5 V ≤ V _{CC} ≤ 5.5 V (S	ee 🗵 6-1)	2.1	3		V
V _{OD}	Driver differential output	$R_1 = 100 \Omega \text{ (See } \boxtimes 6-2 \text{)}$			2	2.5		V
	voltage magnitude	$R_L = 54 \Omega, 4.5 V \le V_{CC} \le 5.5 V$	/ (See 図 6-2)		2.1	3.3		V
		R _L = 54 Ω (See 🗵 6-2)			1.5	3.3		V
Δ V _{OD}	Change in magnitude of differential output voltage	R_L = 54 Ω or 100 Ω (See \boxtimes 6-	2)		-50		50	mV
V _{oc}	Common-mode output voltage	R _L = 54 Ω or 100 Ω (See 🗵 6-	2)			V _{CC} /2	3	٧
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage	R_L = 54 Ω or 100 Ω (See \boxtimes 6-	2)		-50		50	mV
I _{OS}	Short-circuit output current (bus terminals)	DIR = V_{10} , -7 V \leq (V_{R2} or V_{R1})	≤ 12 V, or R1 shorted t	o R2	-250		250	mA
	Driver High impedance output leakage current on	MODE1, MODE0 = 11 , TERM V _O = -7V, +12V	I_TX = GND, DIR = GN	ID, V_{CC} = GND or 5.5V,	-125		125	μA
IOZD	R1 and R2 in Full duplex mode	MODE1, MODE0 = 11, TERM +12V	_TX = V _{IO} , DIR = GND	$V_{CC} = 5.5V, V_{O} = -7V,$	- 325		350	μA
Receiver	_RS-485							
	Bus input current	Half and full duplex modes, DI	R = 0 V, V _{CC} and V _{IO} =	V _I = 12 V		75	125	μA
l _l	(termination disabled)	0 V or 5.5 V		V _I = -7 V	-125	-70		μA
I _{RXT}	Receiver bus input leakage current with termination enabled	Full duplex mode, V_{CC} and V_{IC}) = 5.5 V, TERM_RX =	VI = - 7 to 12 V	-325		325	μA
V _{TH+}	Positive-going input threshold voltage ⁽¹⁾					- 70	- 40	mV
V _{TH-}	Negative-going input threshold voltage ⁽¹⁾	Over common-mode range of	- 7 V to 12 V		-200	-150		mV
V _{HYS}	Input hysteresis				25	80		mV
C _{A,B}	Input differential capacitance	Measured between R3 and R4	1, f = 1 MHz			20		pF
V _{OH}	Output high voltage, L1 pin	$I_{OH} = -4 \text{ mA}, V_{IO} = 3 \text{ to } 3.6 \text{ V}$	or 4.5 V to 5.5 V		V _{IO} - 0.4	V _{IO} – 0.2		V
V _{OL}	Output low voltage, L1 pin	I _{OL} = 4 mA, V _{IO} = 3 to 3.6 V or	4.5 V to 5.5 V			0.2	0.4	V
V _{OH}	Output high voltage, L1 pin	$I_{OH} = -2 \text{ mA}, V_{IO} = 1.65 \text{ to } 1.9$	5 V or 2.25 V to 2.75 V		V _{IO} - 0.4	V _{IO} – 0.2		V
V _{OL}	Output low voltage, L1 pin	I_{OL} = 2 mA, V_{IO} = 1.65 to 1.95	V or 2.25 V to 2.75 V			0.2	0.4	V
l _{oz}	Output high-impedance current, L1 pin	$V_O = 0 \text{ V or } V_{IO}, \text{ DIR} = V_{IO}, \text{ MO}$	ODE1, MODE0= 10 (ha	alf duplex mode)	-2		2	μΑ
Driver_R	S-232							
V _{OH}	High-level output voltage	DOUT (R3) at R _L = 3 k Ω to GN	ND, DIN (L2) = GND; V	_{CC} = 3 V to 3.6 V	5	5.5	7	V
V _{OL}	Low-level output voltage	DOUT (R3) at $R_L = 3 \text{ k}\Omega$ to GN	ND, DIN (L2) = V_{IO} ; V_{C}	_C = 3 V to 3.6 V	-7.3	-5.5	-5	V
V _{OH}	High-level output voltage	DOUT (R3) at R _L = 3 k Ω to GN	ND, $\overline{\text{DIN (L2)}} = \text{GND; V}$	_{CC} = 4.5 V to 5.5 V	7.8	9	11	V
V _{OL}	Low-level output voltage	DOUT (R3) at $R_L = 3 \text{ k}\Omega$ to GN	ND, $\overline{\text{DIN (L2)}} = V_{\text{IO}}$; V_{C}	_C = 4.5 V to 5.5 V	-11.3	-9	-7.8	V
I _{os}	Short-circuit output current	V _{CC} = 3.6 V			±35	±60	mA	
-03	(4)	V _{CC} = 5.5 V	$V_{CC} = 5.5 \text{ V}$ $V_{O} = 0 \text{ V}$					
r _o	Output resistance on R3	$V_{CC} = 0 \text{ V}, V_{+} = 0 \text{ V}, \text{ and } V_{-} = 0 \text{ V}$	V _O = ±2 V		300	10M		Ω
	Output leakage current on	SHDN = GND	V _O = ±12 V	V _{CC} = 3 to 3.6 V			±125	μA
I _{off}	R3		V _O = ±10 V	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$				

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



5.7 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$I_{OH} = -4 \text{ mA}$, $V_{IO} = 3 \text{ to } 3.6 \text{ V or } 4.5 \text{ V to } 5.5 \text{ V}$		V _{IO} – 0.5	V _{IO} – 0.2		V
V _{OH}	High-level output voltage L1	$I_{OH} = -2 \text{ mA}$, $V_{IO} = 1.65 \text{ to } 1.95 \text{ V or } 2.25 \text{ V to } 2.75 \text{ V}$		V _{IO} – 0.46	$V_{IO}-0.2$		V
V -	Low-level output voltage L1	I _{OL} = 4 mA, V _{IO} = 3 to 3.6 V or 4.5 V to 5.5 V				0.4	V
V _{OL}	Low-level output voltage L1	I_{OL} = 2 mA, V_{IO} = 1.65 to 1.95 V or 2.25 V to 2.75 V				0.4	٧
.,	Positive-going input	V _{CC} = 3.3 V			1.6	2.4	V
V _{IT+}	threshold voltage on RS-232 receiver inputs (R2)	V _{CC} = 5 V			1.9	2.4	V
	Negative-going input	V _{CC} = 3.3 V		0.6	1.1		V
V_{IT-}	threshold voltage on RS-232 receiver inputs (R2)	V _{CC} = 5 V		0.8	1.4		٧
V _{hys}	Input hysteresis on receiver inputs (V _{IT+} – V _{IT-})			0.4	0.5		V
I _{off}	Output leakage current on receiver output pins L1	SHDN = 0 V			±0.05	±10	μA
rı	Input resistance on receiver input pins	-15 V ≤ V _I ≤ 15 V		3	5	7	kΩ
Thermal P	Protection						
T _{SHDN}	Thermal shutdown threshold	Temperature rising		150	170		°C
T _{HYS}	Thermal shutdown hysteresis				15		°C
Supply							
UV _{VCC} (rising)	Rising under-voltage threshold on V _{CC}				2.5	2.7	V
UV _{VCC} (falling)	Falling under-voltage threshold on V _{CC}			1.9	2.1		٧
UV _{VCC(hys}	Hysteresis on under-voltage of V _{CC}			100	400		mV
UV _{VIO} (rising)	Rising under-voltage threshold on V _{IO}				1.5	1.6	٧
UV _{VIO} (falling)	Falling under-voltage threshold on V _{IO}			1.2	1.4		V
UV _{VIO(hys)}	Hysteresis on under-voltage of V _{IO}			85	100		mV
		V_{CC} = 4.5 V to 5.5 V, \overline{SHDN} = GND, All other logic in load on bus, $T_A \le 125$ °C	out pins floating, no		5	20	μΑ
1	Supply current in shutdown	V_{CC} = 3 V to 3.6 V, \overline{SHDN} = GND, All other logic input on bus, T _A \leq 125 °C	t pins floating, no load		3	15	μΑ
CC_SHDN	mode	V_{CC} = 4.5 V to 5.5 V, \overline{SHDN} = GND, All other logic in load on bus, $T_A \le 105~^{\circ}C$	out pins floating, no		5	15	μΑ
		V_{CC} = 3 V to 3.6 V, \overline{SHDN} = GND, All other logic input on bus, $T_A \le 105$ °C	t pins floating, no load		3	10	μΑ
IO_SHDN	Logic supply current in shutdown mode	V _{IO} = 1.65 V to 5.5 V, SHDN = GND, All other logic input pins floating				2	μΑ
	Supply current (quiescent),	Driver and receiver enabled, DIR = V _{IO} , MODE1, MODE0 = 11 (Full duplex)	No load		1.7	3.4	mA
I _{CC_485}	V _{CC} = 4.5 V to 5.5 V TERM_RX, TERM_TX= Floating or low, SLR = X	Driver enabled, receiver disabled, DIR = V _{IO} , MODE1, MODE0 = 10 (Half duplex)	No load		1.3	2.8	mA
		Driver disabled, receiver enabled, DIR = GND, MODE1, MODE0 = 10 (Half duplex)	No load		0.8	1.5	mA

Copyright © 2024 Texas Instruments Incorporated

8



5.7 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Supply current (quiescent),	Driver and receiver enabled, DIR = V _{IO} , MODE1, MODE0 = 11 (Full duplex)	No load		1.5	2.8	mA
I _{CC_485}	V _{CC} = 3 V to 3.6 V TERM_RX, TERM_TX=	Driver enabled, receiver disabled, DIR = V _{IO} , MODE1, MODE0 = 10 (Half duplex)	No load		1	2.3	mA
	Floating or low, SLR = X	Driver disabled, receiver enabled, DIR = GND, MODE1, MODE0 = 10 (Half duplex)	No load		0.7	1.3	mA
	Logic supply current (quiescent), V _{IO} = 3 to 3.6 V	Driver disabled, Receiver enabled, SLR = GND, DIR = GND; MODE1, MODE0 = 10 (half duplex)	No load		7	17	μΑ
I _{IO_485}	TERM_RX, TERM_TX= Floating	Driver disabled, Receiver enabled, SLR = V _{IO} ; DIR = GND; MODE1, MODE0 = 10 (half duplex)	No load		8	21	μΑ
I _{CCDT_485}	Supply current in RS-485 driver termination mode	Driver enabled with termination ON; MODE1, MODE0 = 11 (full duplex)	DIR= V _{IO} , TERM_TX = V _{IO}		38	50	mA
I _{CCRT_485}	Supply current in RS-485 receiver termination mode	Receiver enabled with termination ON; MODE1, MODE0 = 11 (full duplex)	DIR = GND, TERM_RX = V _{IO}		1	1.5	mA
I _{CC_RS232}	Supply current in RS-232 mode	MODE1, MODE0 = 01, $\overline{\text{SHDN}}$ = V_{IO} ; other logic inputs floating	No load		2.5	3.8	mA
On-Chip to	ermination resistor_RS-485						
R _{TERM_TX}	120 Ω termination across Driver output R1/R2 terminals	MODE1, MODE0 = 11 (Full duplex) or 10 (half duplex TERM_TX = V _{IO} , V _{R2R1} = 2 V, V _{R1} = -7 V, 0 V, 10 V; S		102	120	138	Ω
R _{TERM_RX}	120 Ω termination across receiver output R3/R4 terminals	MODE1, MODE0 = 11 (Full duplex); TERM_RX = V _{IO} V, 0 V, 10 V; See 🗵 6-9	, V _{R3R4} = 2 V, V _{R4} = -7	102	120	138	Ω
Logic							
I _{IN}	Input current (L2, DIR, SHDN, SLR, TERM_TX, TERM_RX, MODE1, MODE0)	$1.65 \text{ V} \le \text{V}_{\text{IO}} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{IO}}$		-20		5	μΑ
V _{IT+(IN)}	Rising threshold: logic inputs				0.6*V _{IO}	0.7*V _{IO}	V
V _{IT-(IN)}	Falling threshold: logic inputs	1.65 V ≤ V _{IO} ≤ 5.5 V		0.3*V _{IO}	0.4*V _{IO}		V
V _{IN(HYS)}	Input threshold: logic inputs			0.1*V _{IO}	0.2*V _{IO}		V

⁽¹⁾

Under any specific conditions, V_{TH+} is assured to be at least V_{HYS} higher than V_{TH-} . Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.



5.8 Switching Characteristics_RS-485_500kbps

500-kbps (with SLR = V_{IO}) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V , V_{IO} = 3.3 V, unless otherwise noted. (1)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Driver							
	Differential output rice/fall time		V _{CC} = 3 to 3.6 V, Typical at 3.3V	210	300	600	ns
t _r , t _f	Differential output rise/fall time		V _{CC} = 4.5 to 5.5 V, Typical at 5 V	250	300	600	ns
	Dropogation delay	$R_L = 54 \Omega, C_L = 50 pF$	V _{CC} = 3 to 3.6 V, Typical at 3.3V		250	450	ns
t _{PHL} , t _{PLH}	Propagation delay	See ☑ 6-3	V _{CC} = 4.5 to 5.5 V, Typical at 5 V		250	450	ns
	Dulas aksau It t		V _{CC} = 3 to 3.6 V, Typical at 3.3V		2	15	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}		V _{CC} = 4.5 to 5.5 V, Typical at 5 V		2	15	ns
t _{PHZ} , t _{PLZ}	Disable time	MODE1, MODE0 = 10 (half duplex) or 11 (full duplex)			80	150	ns
t _{PZH} , t _{PZL}	Enable time	MODE1, MODE0 = 11 (full duplex): receiver enabled	- See 図 6-4 and 図 6-5		200	650	ns
Receiver						,	
t _r , t _f	Output rise/fall time				13	20	ns
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See 図 6-6		700	1200	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}				10	50	ns
t _{PHZ} , t _{PLZ}	Disable time in half duplex mode				30	80	ns
t _{PZH(1)}	Enable time in helf dunley made	MODE1, MODE0 = 10, TERM_TX = V _{IO}	See 図 6-7		60	155	ns
t _{PZL(1)}	Enable time in half duplex mode	- 10			450	1250	ns
t _{PZH(2)} , t _{PZL(2)}	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE1, MODE0 = 11	See 図 6-8		7	16	μs

⁽¹⁾ A, B are RX input, Y/Z are driver output terminals in Full duplex mode

5.9 Switching Characteristics_RS-485_20Mbps

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V. (1)

, 10	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
Driver				-			
	Differential output rice/fall time		V _{CC} = 3 to 3.6 V, Typical at 3.3 V	5	10	15	ns
t _r , t _f	Differential output rise/fall time		V _{CC} = 4.5 to 5.5 V, Typical at 5 V	5	10	15	ns
	Propagation dolay	$R_L = 54 \Omega, C_L = 50 pF$	V _{IO} = 1.65 V to 1.95V	14	25	58	ns
t _{PHL} , t _{PLH}	Propagation delay	See 図 6-3	V _{IO} = 3 V to 3.6 V	9	20	46	ns
	Dulas share to	at 3.3 V	V _{CC} = 3 to 3.6 V, Typical at 3.3 V		1	3.5	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}		V _{CC} = 4.5 to 5.5 V, Typical at 5 V		1	3.5	ns
t _{PHZ} , t _{PLZ}	Disable time	MODE1, MODE0 = 10 (half duplex) or 11 (full duplex)			11	65	ns
t _{PZH} , t _{PZL}	Enable time	MODE1, MODE0 = 11 (full duplex): receiver enabled	See 図 6-4 and 図 6-5		8	80	ns
Receiver							
t _r , t _f	Output rise/fall time				5	10	ns
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See 図 6-6		40	70	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					10	ns

Copyright © 2024 Texas Instruments Incorporated

10

5.9 Switching Characteristics_RS-485_20Mbps (続き)

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V. (1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PHZ} , t _{PLZ}	Disable time in half duplex mode	MODE1, MODE0 = 10, TERM_TX			20	80	ns
t _{PZH(1)} , t _{PZL(1)}	Enable time in half duplex mode	= V _{IO}	See 図 6-7		50	160	ns
t _{PZH(2)} , t _{PZL(2)}	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE1, MODE0 = 11	See 図 6-8		4	15	μs

⁽¹⁾ A, B are RX input, Y/Z are driver output terminals in Full duplex mode.

5.10 Switching Characteristics, Driver_RS232

over recommended ranges of supply voltage and operating free-air temperature(unless otherwise noted)(1)

	PARAMETER	TEST C	TEST CONDITIONS		TYP ⁽²⁾	MAX	UNIT
250 kbp	s						
	Maximum data rate	$R_L = 3 \text{ k}\Omega$ One DOUT switching	C _L = 2500 pF See ⊠ 6-14	250	500		kbps
t _{PHL} , t _{PHL}	Transmitter propagation delay	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	C _L = 150 pF to 2500 pF		0.8	2	μs
t _{sk(p)}	Transmitter Pulse skew ⁽³⁾		See 図 6-14		100	600	ns
CD(+=)	Class rate transition region	V _{CC} = 3.3 V ± 10%, 5 V ± 10%,	C _L = 150 pF to 1000 pF	6		30	VIII
SR(tr)	Slew rate, transition region	R_L = 3 kΩ to 7 kΩ, See \boxtimes 6-15	C _L = 150 pF to 2500 pF	4		30	V/µs
1 Mbps	•						
		$R_L = 3 k\Omega$	C _L = 250 pF, V _{CC} = 3 to 3.6 V	1000			kbps
	Maximum data rate	One DOUT switching, See ⊠ 6-14	C _L = 1000 pF, V _{CC} = 4.5 to 5.5 V	1000			kbps
t _{PLH} , t _{PHL}	Transmitter propagation delay	R_L = 3k to 7 kΩ, See \boxtimes 6-14	C _L = 150 pF to 1000 pF		300	800	ns
t _{sk(p)}	Pulse skew ⁽³⁾				25	150	ns
SD(tr)	Slew rate, transition region	R_L = 3k to 7 k Ω , VCC = 4.5 V to 5.5 V	C _L = 150 pF to 1000 pF; See ⊠	18		150	V/µs
SR(tr)	Siew rate, transition region	R_L = 3k to 7 k Ω , VCC = 3 V to 3.6 V		15		150	V/µs

- (1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V + 0.3 V; V_{CC} = 5 V \pm 0.5 V.
- (2) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25 ^{\circ}\text{C}$.
- (3) Pulse skew is defined as |t_{PLH} t_{PHL}| of each channel of the samedevice.

5.11 Switching Characteristics, Receiver_RS232

over recommended ranges of supply voltage and operating free-air temperature (unlessotherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽²⁾	MAX	UNIT
250 kbp	s			•	
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See ⊠ 6-16	150	550	ns
t _{PHL}	Propagation delay time, high- to low-level output	- C _L = 130 μr, See ⊠ 0-10	150	550	ns
t _{PLH}	Propagation delay time, low- to high-level output	C _I = 15 pF, See ⊠ 6-16	130	520	ns
t _{PHL}	Propagation delay time, high- to low-level output	- C _L = 15 μr, 3ee ⊠ 0-10	130	520	ns
	Rise/fall time (receiver buffer output), V _{IO} = 3 to 5.5 V	C _L = 150 pF, See ⊠ 6-16	20	50	ns
t _{R_232} ,	Nise/iaii time (receiver buner output), v ₁₀ = 3 to 3.3 v	C _L = 15 pF, See ⊠ 6-16	5	10	ns
t _{F_232}	Rise/fall time (receiver buffer output), V _{IO} = 1.65 to	C _L = 150 pF, See ⊠ 6-16	40	90	ns
	2.75 V	C _L = 15 pF, See ⊠ 6-16	10	20	ns
t _{en}	Output enable time	C ₁ = 150 pF, R ₁ = 3 kΩ, See ⊠ 6-17	6	14	us
t _{dis}	Output disable time	- C _L = 130 μr, κ _L = 3 κΩ, See ⊠ 0-17	100	200	ns

Product Folder Links: THVD4411

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11



5.11 Switching Characteristics, Receiver_RS232 (続き)

over recommended ranges of supply voltage and operating free-air temperature (unlessotherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN TYP(2)	MAX	UNIT
	Pulse skew ⁽³⁾	C _L = 150 pF, See ⊠ 6-16	50	135	ns
t _{sk(p)}	Pulse skew	C _L = 15 pF, See 図 6-16	50	135	ns
1 Mbps					
t _{PLH}	Propagation delay time, low- to high-level output	0 = 450 = 5 0 = 5 0 40	150	550	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See ⊠ 6-16	150	550	ns
t _{PLH}	Propagation delay time, low- to high-level output	C₁ = 15 pF, See 図 6-16	130	520	ns
t _{PHL}	Propagation delay time, high- to low-level output	CL = 15 pr, See 6-16	130	520	ns
	Disc/fall time (receives buffer output) V = 2 to F.F.V	C _L = 150 pF, See ⊠ 6-16	20	50	ns
t _{R_232} ,	Rise/fall time (receiver buffer output), V _{IO} = 3 to 5.5 V	C _L = 15 pF, See ⊠ 6-16	5	10	ns
t _{F_232}	Rise/fall time (receiver buffer output), V _{IO} = 1.65 to	C _L = 150 pF, See 図 6-16	40	90	ns
	2.75 V	C _L = 15 pF, See 図 6-16	10	20	ns
t _{en}	Output enable time	0 450 5 5 0 0 0 5 5 0 47	6	14	us
t _{dis}	Output disable time	C_L = 150 pF, R_L = 3 kΩ, See \boxtimes 6-17	100	200	ns
	(2)	C _L = 150 pF, See ⊠ 6-16	50	125	ns
t _{sk(p)}	Pulse skew ⁽³⁾	C _L = 15 pF, See 図 6-16	50	125	ns

- (1) Test conditions are C1–C4 = 0.1 μ F atV_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F atV_{CC} = 5 V \pm 0.5 V.
- (2) All typical values are at $V_{CC} = 3.3 \text{ V or} V_{CC} = 5 \text{ V}$, and $T_A = 25 ^{\circ}\text{C}$.
- (3) Pulse skew is defined as |t_{PLH} -t_{PHL}| of each channel of the same device.

5.12 Switching Characteristics_MODE switching

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V , V_{IO} = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RDY} Time from Shutdown to RS-232 ready		MODE1, MODE0 = 00 or floating; \overline{SHDN} = GND to V_{IO} ; rest of logic input pins floating, V_{CC} = 4.5 V to 5.5 V Time from 50% of rising SHDN to charge pump V-supply reaching -8 V; See \boxtimes 6-11		0.05	0.1	ms
		MODE1, MODE0 = 00 or floating; SHDN = GND to V_{IO} ; rest of logic input pins floating, V_{CC} = 3 V to 3.6 V Time from 50% of rising SHDN to charge pump V-supply reaching -5 V; See \boxtimes 6-11		0.1	0.4	ms
t _{R2_R4}	Time to switch from RS-232 1T1R mode to RS-485 Full duplex mode	L2 = Vio, MODE1 from GND to Vio, MODE0 = Vio; \overline{SHDN} = DIR = V _{IO;} SLR, TERM_TX, TERM_RX= floating; Time from 50% of MODE1 rising edge to R2 reaching 2V; See \boxtimes 6-12		0.04	0.1	μs
t _{R4_R2}	Time to switch from RS-485 full dupplex mode to RS-232 3T5R mode	L2 = Vio, MODE1 from Vio to GND, MODE0 = Vio; \overline{SHDN} = DIR = V _{IO;} SLR, TERM_TX, TERM_RX= floating; Time from 50% of MODE1 falling edge to R2 reaching 300 mV; See \boxtimes 6-12		2	2.1	μs
t _{FHD_RS485}	Time to switch from RS-485 full duplex to half duplex mode	DIR= V_{IO} , MODE1 = V_{IO} ; MODE0 from V_{IO} to GND; SHDN = V_{IO} , SLR, TERM_TX, TERM_RX= floating; L2= GND, 10k pull down resistor on L1, Time from 50% of MODE0 falling edge to 50% falling edge on L1; See \boxtimes 6-13		0.5	1	μs
t _{HFD_RS485}	Time to switch from RS-485 half duplex to full duplex mode	DIR= V_{IO} , MODE1 = V_{IO} ; MODE0 from GND to V_{IO} ; SHDN = V_{IO} , SLR, TERM_TX, TERM_RX= floating; L2= GND, 10k pull down resistor on L1, Time from 50% of MODE0 rising edge to 50% rising edge on L1; See \boxtimes 6-13		0.5	1	μs

Product Folder Links: THVD4411

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



5.13 Switching Characteristics_RS-485_Termination resistor

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V , V_{IO} = 3.3 V, unless otherwise noted.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DTEN}	Driver terminal Termination resistor turn-on time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, DIR = GND, V_{R2R1} = 2 V, V_{R1} = 0 V; See \boxtimes 6-10		1000	2200	ns
t _{DTZ}	Driver terminal Termination resistor turn-off time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, DIR = GND, V_{R2R1} = 2 V, V_{R1} = 0 V; See \boxtimes 6-10		2000	7200	ns
t _{RTEN}	Receiver terminal Termination resistor turn-on time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, V_{R3R4} = 2 V, V_{R4} = 0 V; See \boxtimes 6-10		1000	2200	ns
t _{RTZ}	Receiver terminal Termination resistor turn-off time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, V_{R3R4} = 2 V, V_{R4} = 0 V; See \boxtimes 6-10		2000	7200	ns

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13




5.14 Typical Characteristics






5.14 Typical Characteristics (continued)



English Data Sheet: SLLSFR9



5.14 Typical Characteristics (continued)



English Data Sheet: SLLSFR9



6 Parameter Measurement Information





図 6-1. Measurement of RS-485 Driver Differential Output Voltage With Common-Mode Load







図 6-2. Measurement of RS-485 Driver Differential and Common-Mode Output With RS-485 Load







図 6-3. Measurement of RS-485 Driver Differential Output Rise and Fall Times and Propagation Delays







図 6-4. Measurement of RS-485 Driver Enable and Disable Times With Active High Output and Pull-Down Load






図 6-5. Measurement of RS-485 Driver Enable and Disable Times With Active Low Output and Pull-up Load

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17






図 6-6. Measurement of RS-485 Receiver Output Rise and Fall Times and Propagation Delays




図 6-7. Measurement of RS-485 Receiver Enable and Disable Times in Half Duplex Mode




図 6-8. Measurement of RS-485 Receiver Enable Time from Shutdown with TX disabled: Full Duplex Mode



図 6-9. Termination Resistor Measurement






図 6-10. Termination Resistor Switching Measurement




図 6-11. Time from Shutdown to RS-232 Ready






図 6-12. Time to Switch from RS-232 Mode to RS-485 Full Duplex Mode and Back




図 6-13. Time to Switch from RS-485 Full Duplex to Half Duplex and Back






図 6-14. RS-232 Driver Prop Delay, Pulse Skew




図 6-15. RS-232 Driver Slew Rate




図 6-16. RS-232 Receiver Propagation Delay, Pulse Skew

21

D. t_{PZL} and t_{PZH} are same as t_{EN}






図 6-17. RS-232 Receiver Enable and Disable Time

English Data Sheet: SLLSFR9



7 Detailed Description

7.1 Overview

THVD4411 is a highly integrated and robust multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layers. The device has one transmitter and one receiver to enable 1T1R RS-232 port. Device also integrates one transmitter and one receiver to enable half and full duplex RS-485 port. MODE selection pins enable shared bus and logic pins for the protocols to share a common single connector.

The device has SLR pin which allows it to be used for two different maximum speed settings for RS-232 and for RS-485. This is beneficial as customers can qualify one device and use it in two separate end-applications. The devices also have flexible I/O supply pin V_{IO} which enables digital interface voltage range, from 1.65V to 5.5V, different from bus voltage supply 3V to 5.5V.

7.2 Functional Block Diagram




図 7-1. THVD4411 Block Diagram



7.3 Feature Description

7.3.1 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect all the transceiver bus pins (driver and receiver) against electrostatic discharges (ESD) according to IEC 61000-4-2 up to ±8kV for contact diacharge and ±15kV (air-discharge) for all operating modes. Bus lines in RS-485 mode can also withstand electrical fast transients (EFT) according to IEC 61000-4-4 for up to ±4kV.

7.3.2 Protection Features

The THVD4411 bus pins are protected against any DC supply shorts in the range of -16V to +16V. In the RS-485 mode, the short circuit current is limited to ±250mA to comply with the TIA/EIA-485A standard. In RS-232 mode, current limiting of ±60mA is applicable for scenarios where bus pins can short to ground.

The device also features thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the T_{SHDN} threshold due to excessive power dissipation on-chip.

Supply undervoltage protection is present on both V_{CC} and V_{IO} supplies. This maintains the bus output and receiver logic output in known driven state when both the supplies are above their rising undervoltage thresholds. Table below describes the device behavior in various scenarios of supply levels.

表 7-1. Supply Function Table

	5 X 1⁻1.	₹ 7-1. Supply 1 unction Table						
V _{CC}	V _{IO}	Driver Output	Receiver Output					
> UV _{VCC} (rising)	> UV _{VIO(rising)}	For RS-485 mode, determined by DIR and L2 inputs. For RS-232 mode, determined by L2 input. For shutdown mode, Hi-Z	For RS-485 mode, determined by DIR and (R1-R2) or (R3-R4) inputs. For RS-232 mode, determined by R2 input. For shutdown mode, Hi-Z					
< UV _{VCC(falling)}	> UV _{VIO(rising)}	High impedance	Undetermined					
> UV _{VCC(rising)}	< UV _{VIO(falling)}	High impedance	High impedance					
< UV _{VCC(falling)}	< UV _{VIO(falling)}	High impedance	High impedance					

Copyright © 2024 Texas Instruments Incorporated 資料に関するフィードバック(ご意見やお問い合わせ)を送信

7.3.3 Receiver Fail-Safe Operation

The RS-485 differential receiver of the THVD4411 is failsafe to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is more negative than $-200\,\text{mV}$. The receiver parameters which determine the failsafe performance are V_{TH+} , V_{TH-} , and V_{HYS} (the separation between V_{TH+} and V_{TH-}). As shown in the Receiver Function table, differential signals more negative than $-200\,\text{mV}$ always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the V_{TH+} threshold, and the receiver output is high. Only when the differential input is more than V_{HYS} below V_{TH+} does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{TH+} .

7.3.4 Low-Power Shutdown Mode

Driving the SHDN pin low puts the device into the shutdown mode. This is the lowest power mode of the device and current consumption is 10 uA typical. All the blocks get are disabled in this mode.

7.3.5 On-chip Switchable Termination resistor

THVD4411 has 2 termination resistors of nominal 120 Ω , one across R1/R2 and another across R3/R4 in RS-485 mode. Both termination resistors are enabled or disabled using pins as described in $\frac{1}{8}$ 7-2. Both the termination resistors can be enabled or disabled independent of the state of driver or receiver. Termination is OFF in RS-232 1T1R, unpowered and thermal shutdown modes.

致 /-2: On-chip termination function table						
Signal state	Device mode	Function	Comments			
TERM_TX = V _{IO}	Full duplex mode	120 Ω enabled between R1 and R2	Termination between R1/R2 is			
TERM_TX = GND or floating	Full duplex mode	120 Ω disabled between R1 and R2	disabled by default			
TERM_RX = V _{IO}	Full duplex mode	120 Ω enabled between R3 and R4	Termination between R3/R4 is			
TERM_RX = GND or floating	Full duplex mode	120 Ω disabled between R3 and R4	disabled by default			
TERM_RX = X, TERM_TX = V _{IO}	Half duplex mode	120 Ω enabled between R1 and R2	In half duplex mode, TERM_RX is don't care and TERM_TX has			
TERM_RX = X, TERM_TX = GND	Half duplex mode	120Ω disabled between R1 and R2	higher priority			

表 7-2. On-chip termination function table

On-chip 120Ω termination resistor is designed to have a minimum variation with temperature and across common mode voltage on bus pins. Also, the termination block offers a resistive load to the bus, and does not alter the magnitude or phase of the bus signals from DC to 20Mbps signaling.

Product Folder Links: THVD4411

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25



7.3.6 Operational Data Rate

THVD4411 can be used in slow speed or fast speed RS-485 and RS-232 applications by configuring slew rate control (SLR) pin. 表 7-3 describes slew rate control function.

表 7-3. Slew rate control function table

Signal state	Driver	Receiver	Comment
SLR = V _{IO}	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Active high slew rate limiting applied on driver output. In this configuration, glitch filter in receiver path for RS-485 is enabled
SLR = GND or floating	Maximum speed of operation for RS-485= 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Maximum speed of operation for RS-485 = 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Slew rate limiting on driver output disabled.

For RS-485 half and full duplex modes, receiver path in the slow speed mode (500kbps) provides additional noise filtering. To attenuate high frequency noise pulses from the bus which can be wrongly interpreted as valid data, $SLR = V_{IO}$ enables a low pass filter to filter out pulses with frequency higher than typical 800kHz.

7.3.7 Integrated Charge Pump for RS-232

THVD4411 has a integrated high-efficiency and low-noise charge pump to generate large output voltages for RS-232 signals. Charge pump consists of a voltage doubler and an inverter to regulate the voltage to \pm 6V or \pm 10V for 3.3V or 5V V_{CC} operation respectively. Charge pump needs four external ceramic capacitors and allows for single supply operation for RS-232. For a generic description of RS-232 charge pump operation, please refer to the blog: How the RS-232 Transceiver's Regulated Charge-pump Circuitry Works

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *THVD4411*



7.4 Device Functional Modes




図 7-2. RS-232 Mode

27






図 7-3. RS-485 Half Duplex Mode






図 7-4. RS-485 Full Duplex Mode

29

7.4.1 RS-485 Functionality

When the driver enable pin, DIR, is logic high, the differential outputs R2 and R1 follow the logic states at data input L2. A logic high at L2 causes R2 to turn high and R1 to turn low. In this case the differential output voltage defined as $V_{OD} = V_{R2} - V_{R1}$ is positive. When L2 is low, the output states reverse: R1 turns high, R2 becomes low, and V_{OD} is negative.

When DIR is low, both outputs turn high-impedance. In this condition the logic state at L2 is irrelevant. The DIR pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The L2 pin has an internal pull-up resistor to V_{IO} , thus, when left open while the driver is enabled, output R2 turns high and R1 turns low.

X · · · · · · · · · · · · · · · · · · ·					
INPUT	ENABLE	OUTPUTS		FUNCTION	
L2	DIR	R2	R1	FUNCTION	
Н	Н	Н	L	Actively drive bus high	
L	Н	L	Н	Actively drive bus low	
×	L	High impedance	High impedance	Driver disabled	
×	OPEN	High impedance	High impedance	Driver disabled by default	
OPEN	Н	Н	L	Actively drive bus high by default	

表 7-4. Driver Function Table

表 7-4 is valid for both half duplex and full duplex modes, and is independent of state of TERM_TX, TERM_RX and SLR pins.

In full duplex mode, if \overline{SHDN} is high, receiver is always enabled. In half duplex mode, receiver is enabled is DIR = Low/floating and disabled if DIR = V_{IO}. When the differential input voltage defined as V_{ID} = V_{R2} – V_{R1} or V_{R3} – V_{R4} is higher than the positive input threshold, V_{TH+}, the receiver output, L2, turns high. When V_{ID} is lower than the negative input threshold, V_{TH-}, the receiver output, L2, turns low. If V_{ID} is between V_{TH+} and V_{TH-} the output is indeterminate.

In half duplex mode, when DIR is high, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

DIFFERENTIAL INPUT	OUTPUT		
$V_{ID} = V_{R2} - V_{R1}$ (Half duplex mode) or $V_{R3} - V_{R4}$ (Full duplex mode)	L1	FUNCTION	
$V_{TH+} < V_{ID}$	Н	Receive valid bus high	
$V_{TH-} < V_{ID} < V_{TH+}$?	Indeterminate bus state	
V _{ID} < V _{TH-}	L	Receive valid bus low	
Х	High impedance for DIR = V _{IO} in Half duplex mode	Receiver disabled in half duplex mode for DIR = V _{IO}	
Open-circuit bus	Н	Fail-safe high output	
Short-circuit bus	Н	Fail-safe high output	
Idle (terminated) bus	Н	Fail-safe high output	

Product Folder Links: THVD4411

表 7-5. Receiver Function Table

表 7-5 is valid irrespective of state of TERM_TX, TERM_RX and SLR pins.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

7.4.2 RS-232 Functionality

In RS-232 mode, only way to disable driver is to go in shutdown mode by pulling SHDN pin low. A logic high at input for driver L2 causes driver output R3 to be driven low towards negative charge pump output V-. A logic low at input for driver L2 causes driver output R3 to be driven high towards positive charge pump output V+. If logic input is left floating due to the pull-up resistors on driver logic input, the driver output is driven low towards V-.

表 7-6. Driver Function Table				
INPUT	ENABLE	OUTPUTS	FUNCTION	
L2	SHDN	R3	FONCTION	
Н	Н	Low (driven towards V-)	Normal operation with inverting logic	
L	Н	H (Driven towards V+)	Normal operation with inverting logic	
X	L	High impedance	TX and RX are disabled in shutdown mode	
Open	Н	Low (driven towards V-)	Since pull-up on logic input pin, output driven low by default	

表 7-6. Driver Function Table

表 7-6 is valid irrespective of the state of SLR pin.

For RS-232 receiver, if receiver bus input is above rising threshold V_{IT+} , then received logic output goes low. Also, if receiver bus input is below falling threshold V_{IT-} , received logic output goes high.

2x 7-7. Receiver Function Table					
RS-232 BUS INPUT	LOGIC OUTPUT	FUNCTION			
V _{IRx} (voltage on R2)	L1				
$V_{IT+} < V_{IRX}$	L	Normal operation with inverting logic			
$V_{IT-} < V_{IRX} < V_{IT+}$?	Indeterminate bus state			
V _{IRx} < V _{IT-}	Н	Normal operation with inverting logic			
Х	High impedance for SHDN = GND	Receiver disabled in shutdown mode			
Open-circuit bus	Н	Fail-safe high output			

表 7-7. Receiver Function Table

表 7-7 is valid irrespective of the state of SLR pin.

7.4.3 Mode Control

表 7-8. MODE Control Function Table

MODE1	MODE0	Operating mode	Function
L	Н	RS-232 1T1R mode, charge pump is ON, V+/ V- are regulated	1T1R mode; L2 is Logic input for RS232 driver; L1 is Logic output
Н	L		L1 is RX Logic output; L2 is Driver Logic input; R1 R2 are Bus inverting and non-inverting terminals respectively
Н	Н	RS-485 full duplex mode (charge pump is off)	R1R2 are inverting and non-inverting driver terminals; R3R4 are non-inverting and inverting receiver terminals.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

THVD4411 is a highly integrated multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layer and is used for asynchronous data transmissions. MODE pins allow for the configuration of different operating modes. Device allows point-to-point RS-232 communication port and multipoint RS-485 communication port over common connector. The device also features integrated 120Ω switchable termination resistor on RS-485 bus lines which enables same device to be used for middle nodes or end nodes in an RS-485 network. When the device is configured in RS-232 mode, RS-485 circuits and 120Ω termination are disabled and do not interfere in RS-232 communication. For RS-232 communication, charge pump and $5k\Omega$ resistor to ground on receiver bus pin is integrated in the device. This $5k\Omega$ resistor and charge pump is automatically disabled in RS-485 mode. Slew rate limiting pin is provided so that same device can be used in slow speed or fast speed RS-485 and RS-232 applications. When ultra low power consumption is needed, device can be put in shutdown mode using \overline{SHDN} pin. All these features make the device completely flexible and suitable for various application needs. Integration of termination resistor saves significant PCB area compared to discrete implementation.

8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




図 8-1. Typical RS-485 Network With Half-Duplex Transceivers

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *THVD4411*




図 8-2. Typical RS-485 Network With Full-Duplex Transceivers

THVD4411 can be used in both networks (half and full duplex) and at all nodes (end node or middle nodes) since device has the configurability based on MODE1, MODE0 pins and TERM_TX, TERM_RX pins.

THVD4411 also consists of one line driver, one line receiver and dual charge pump circuit to enable RS-232 serial communication port. This device provides the electrical interface between an asynchronous communication controller and the serial-port connector.

8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes. RS-232 is more suitable for debug or configuration point to point applications.

8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




図 8-3. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (that is, 50Mbps for the THVD24xxV) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33



8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver; thus, giving a maximum physical stub length as shown in 式 1.

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately $12k\Omega$. Because the THVD4411 device in RS-485 half and full duplex mode consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible for a limited common mode range of - 7V to 12V.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLLSFR9

8.2.2 Detailed Design Procedure

☑ 8-4 suggests an application schematic for THVD4411. Device has all logic pins on one side and bus side pins on other side to enable a flow-through layout in end application.

All V_{CC} power pins should have 1µF decoupling capacitor close to the respective device pins. RS-232 charge pump is designed such that 100 nF charge pump capacitors work for both 3.3V and 5V operating V_{CC} supply.





図 8-4. Typical application diagram for THVD4411



8.2.3 Application Curves





8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a ceramic capacitor located as close to the supply pins as possible. Recommended bypass capacitor for V_{CC} is $1\mu F$, for V_{IO} is 100nF, for V+, V- charge pump voltage supplies is 100nF. Besides this, two charge pump flying capacitors of 100nF each are needed between C1+, C1- terminals and between C2+, C2- terminals. For V_{CC} = 3.3V $\pm 10\%$, V+ and V- voltages are regulated to $\pm 5.5V$ and $\pm 5.5V$ typically. If an application needs larger RS-232 output voltages, V_{CC} = 5V $\pm 10\%$ is recommended because V+ and V- are regulated to $\pm 9.5V$.

8.4 Layout

8.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices to protect against surge transients that may occur in industrial environments. THVD4411 has integrated IEC ESD and EFT protection. So if the application does not need IEC Surge protection, external transient protection may not be needed. Since these transients have a wide frequency bandwidth (from approximately 3MHz to 300MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the external protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply decoupling capacitors as close as possible to the V_{CC}, V_{IO}, V+, V- pins of transceiver.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Optionally, use $1k\Omega$ to $10k\Omega$ pull-up and pull-down resistors for control lines to limit noise currents in these lines during transient events.

Product Folder Links: THVD4411

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37



8.4.2 Layout Example




図 8-11. Layout Example

9 Device and Documentation Support

9.1 Device Support

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

Changes from Revision * (April 2024) to Revision A (April 2024)

Page

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
THVD4411RGER	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THVD 4411
THVD4411RGER.A	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THVD 4411

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD4411RGER	VQFN	RGE	24	5000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 17-Apr-2024



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	THVD4411RGER	VQFN	RGE	24	5000	367.0	367.0	35.0	

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月