

TLA2518 小型の 8 チャンネル、12 ビット ADC、SPI インターフェイス、GPIO 搭載

1 特長

- 小型のパッケージ
 - WQFN 3mm x 3mm
- 8 つのチャンネルを次の任意の組み合わせに構成可能
 - 最大 8 つのアナログ入力、デジタル入力、またはデジタル出力
- GPIO による I/O の拡張
 - オープン・ドレイン、プッシュプル・デジタル出力
- 広い動作範囲
 - AVDD: 2.35V~5.5V
 - DVDD: 1.65V~5.5V
 - -40°C~+85°Cの温度範囲
- 拡張 SPI デジタル・インターフェイス
 - 高速 (60MHz) インターフェイス
 - 13.5MHz を超える SPI で最大スループットを実現
- 平均化フィルタをプログラム可能
 - 平均化のサンプル・サイズをプログラム可能
 - 内部変換による平均化
 - 16 ビット分解能

2 アプリケーション

- マクロ・リモート無線ユニット (RRU)
- バッテリ管理システム (BMS)
- ストリング・インバータ
- セントラル・インバータ

3 概要

TLA2518 は、使いやすい 8 チャンネル、多重化、12 ビット、1MSPS、逐次比較型アナログ/デジタル・コンバータ (SAR ADC) です。8 つのチャンネルは、アナログ入力、デジタル入力、デジタル出力のいずれかとして独立して構成可能です。このデバイスは、ADC 変換プロセス用の発振器を内蔵しています。

TLA2518 は SPI 互換インターフェイスを使用して通信を行い、複数のデータ・サンプルを 1 回の変換開始によって平均化できます。内蔵のプログラム可能な平均化フィルタにより、アナログ入力からのノイズを低減し、ホストが読み取る必要があるデータ・サンプルの数を減らすことができます。


製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TLA2518	WQFN (16)	3.00mmx3.00mm


(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

TLA2518 のブロック図とアプリケーション

Device Block Diagram



Example Applications



目次

1	特長	1	7.4	Device Functional Modes	19
2	アプリケーション	1	7.5	TLA2518 Registers	22
3	概要	1	8	Application and Implementation	29
4	改訂履歴	2	8.1	Application Information	29
5	Pin Configuration and Functions	3	8.2	Typical Applications	29
6	Specifications	4	9	Power Supply Recommendations	32
6.1	Absolute Maximum Ratings	4	9.1	AVDD and DVDD Supply Recommendations	32
6.2	ESD Ratings	4	10	Layout	33
6.3	Recommended Operating Conditions	4	10.1	Layout Guidelines	33
6.4	Thermal Information	4	10.2	Layout Example	33
6.5	Electrical Characteristics	5	11	デバイスおよびドキュメントのサポート	34
6.6	Timing Requirements	5	11.1	ドキュメントの更新通知を受け取る方法	34
6.7	Switching Characteristics	6	11.2	コミュニティ・リソース	34
6.8	Typical Characteristics	8	11.3	商標	34
7	Detailed Description	12	11.4	静電気放電に関する注意事項	34
7.1	Overview	12	11.5	Glossary	34
7.2	Functional Block Diagram	12	12	メカニカル、パッケージ、および注文情報	34
7.3	Feature Description	13			

4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2019年6月発行のものから更新

Page

• デバイス・ステータスを事前情報から量産データに変更	1
-----------------------------------	----------

5 Pin Configuration and Functions



Pin Functions

PIN		FUNCTION ⁽¹⁾	DESCRIPTION
NAME	NO.		
AIN0/GPIO0	15	AI, DI, DO	Channel 0; can be configured as either an analog input (default), digital input, or digital output.
AIN1/GPIO1	16	AI, DI, DO	Channel 1; can be configured as either an analog input (default), digital input, or digital output.
AIN2/GPIO2	1	AI, DI, DO	Channel 2; can be configured as either an analog input (default), digital input, or digital output.
AIN3/GPIO3	2	AI, DI, DO	Channel 3; can be configured as either an analog input (default), digital input, or digital output.
AIN4/GPIO4	3	AI, DI, DO	Channel 4; can be configured as either an analog input (default), digital input, or digital output.
AIN5/GPIO5	4	AI, DI, DO	Channel 5; can be configured as either an analog input (default), digital input, or digital output.
AIN6/GPIO6	5	AI, DI, DO	Channel 6; can be configured as either an analog input (default), digital input, or digital output.
AIN7/GPIO7	6	AI, DI, DO	Channel 7; can be configured as either an analog input (default), digital input, or digital output.
AVDD	7	Supply	Analog supply input, also used as the reference voltage to the ADC; connect a 1- μ F decoupling capacitor to GND.
$\overline{\text{CS}}$	11	DI	Chip-select input pin; active low. The device takes control of the data bus when $\overline{\text{CS}}$ is low. The device starts converting the active input channel on the rising edge of $\overline{\text{CS}}$. SDO goes hi-Z when $\overline{\text{CS}}$ is high.
DECAP	8	Supply	Connect a decoupling capacitor to this pin for the internal power supply.
DVDD	10	Supply	Digital I/O supply voltage; connect a 1- μ F decoupling capacitor to GND.
GND	9	Supply	Ground for the power supply; all analog and digital signals are referred to this pin voltage.
SCLK	13	DI	Serial clock for the SPI interface.
SDI	14	DI	Serial data in for the device.
SDO	12	DO	Serial data out for the device.
Thermal pad	—	Supply	Exposed thermal pad; connect to GND.

(1) AI = analog input, DI = digital input, and DO = digital output.

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
DVDD to GND	-0.3	5.5	V
AVDD to GND	-0.3	5.5	V
AINx / GPOx ⁽²⁾ to GND	GND - 0.3	AVDD + 0.3	V
Digital input to GND	GND - 0.3	5.5	V
Current through any pin except supply pins ⁽³⁾	-10	10	mA
Junction temperature, T _J	-40	125	°C
Storage temperature, T _{stg}	-60	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) AINx / GPIOx refers to pins 1, 2, 3, 4, 5, 6, 15, and 16.
- (3) Pin current must be limited to 10mA or less.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
AVDD	Analog supply voltage		2.35	3.3	5.5	V
DVDD	Digital supply voltage		1.65	3.3	5.5	V
ANALOG INPUTS						
FSR	Full-scale input range	AIN _x - GND	0		AVDD	V
V _{IN}	Absolute input voltage	AIN _x - GND	-0.1		AVDD + 0.1	V
TEMPERATURE RANGE						
T _A	Ambient temperature		-40	25	85	°C

- (1) AINx refers to AIN0, AIN1, AIN2, AIN3, AIN4, AIN5, AIN6, and AIN7.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLA2518	UNIT
		RTE (WQFN)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	49.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	53.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	24.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	24.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	9.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at AVDD = 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at TA = –40°C to +85°C; typical values at TA = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
C _{SH}	Sampling capacitance			12		pF
DC PERFORMANCE						
	Resolution	No missing codes		12		bits
DNL	Differential nonlinearity			±0.3		LSB
INL	Integral nonlinearity			±0.5		LSB
V _(OS)	Input offset error	Post offset calibration		±0.5		LSB
	Input offset thermal drift	Post offset calibration		±5		ppm/°C
G _E	Gain error			±0.05		%FSR
	Gain error thermal drift			±5		ppm/°C
AC PERFORMANCE						
SINAD	Signal-to-noise + distortion ratio	AVDD = 5 V, f _{IN} = 2 kHz		71.5		dB
		AVDD = 3 V, f _{IN} = 2 kHz		70.5		dB
DECAP Pin						
	Decoupling capacitor on DECAP pin		0.1	1		μF
SPI INTERFACE (\overline{CS}, SCLK, SDI, SDO)						
V _{IH}	Input high logic level		0.7 x DVDD		5.5	V
V _{IL}	Input low logic level		–0.3		0.3 x DVDD	V
V _{OH}	Output high logic level	Source current = 2 mA, DVDD > 2 V	0.8 x DVDD		DVDD	V
		Source current = 2 mA, DVDD ≤ 2 V	0.7 x DVDD		DVDD	
V _{OL}	Output low logic level	Sink current = 2 mA, DVDD > 2 V	0		0.4	V
		Sink current = 2 mA, DVDD ≤ 2 V	0		0.2 x DVDD	
GPIOs						
V _{IH}	Input high logic level		0.7 x AVDD		AVDD + 0.3	V
V _{IL}	Input low logic level		–0.3		0.3 x AVDD	V
V _{OH}	Output high logic level	GPO_DRIVE_CFG = push-pull, I _{SOURCE} = 2 mA	0.8 x AVDD		AVDD	V
V _{OL}	Output low logic level	I _{SINK} = 2 mA	0		0.2 x AVDD	V
I _{OH}	Output high source current	V _{OH} > 0.7 x AVDD			5	mA
I _{OL}	Output low sink current	V _{OL} < 0.3 x AVDD			5	mA
POWER-SUPPLY CURRENTS						
I _{AVDD}	Analog supply current	Full throughput, AVDD = 5 V		470	600	μA
		Full throughput, AVDD = 3 V		440	550	
		No conversion, AVDD = 5 V		10	25	

6.6 Timing Requirements

at AVDD = 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at TA = –40°C to +85°C; typical values at TA = 25°C

		MIN	MAX	UNIT
CONVERSION CYCLE				
f _{CYCLE}	Sampling frequency		1000	kSPS
t _{CYCLE}	ADC cycle-time period	1 / f _{CYCLE}		s
t _{ACQ}	Acquisition time	300		ns
t _{QT_ACQ}	Quiet acquisition time	10		ns

Timing Requirements (continued)

at AVDD = 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at T_A = –40°C to +85°C; typical values at T_A = 25°C

		MIN	MAX	UNIT
t _{D_CNVCAP}	Quiet conversion time	10		ns
t _{WH_CSZ}	Pulse duration: \overline{CS} high	10		ns
t _{WL_CSZ}	Pulse duration: \overline{CS} low	10		ns
SPI INTERFACE TIMINGS				
f _{CLK}	Maximum SCLK frequency		60	MHz
t _{CLK}	Minimum SCLK time period	16.67		ns
t _{PH_CK}	SCLK high time	0.45	0.55	t _{CLK}
t _{PL_CK}	SCLK low time	0.45	0.55	t _{CLK}
t _{SU_CSCK}	Setup time: \overline{CS} falling to the first SCLK capture edge	3.5		ns
t _{SU_CKDI}	Setup time: SDI data valid to the SCLK capture edge	1.5		ns
t _{HT_CKDI}	Hold time: SCLK capture edge to data valid on SDI	2		ns
t _{D_CKCS}	Delay time: last SCLK falling to \overline{CS} rising	6		ns

6.7 Switching Characteristics

at AVDD = 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at T_A = –40°C to +85°C; typical values at T_A = 25°C

PARAMETER	Test Conditions	MIN	MAX	UNIT
CONVERSION CYCLE				
t _{CONV}	ADC conversion time		600	ns
t _{ACQ}	Acquisition time	400		ns
RESET				
t _{PU}	Power-up time for device	AVDD ≥ 2.35 V, C _{DECAP} = 1 μF	5	ms
t _{RST}	Delay time; RST bit = 1b to device reset complete ⁽¹⁾		5	ms
SPI INTERFACE TIMINGS				
t _{DEN_CSDO}	Delay time: \overline{CS} falling to data enable		15	ns
t _{DZ_CSDO}	Delay time: \overline{CS} rising to SDO going Hi-Z		15	ns
t _{D_CKDO}	Delay time: SCLK launch edge to (next) data valid on SDO		16	ns

(1) RST bit is automatically reset to 0b after t_{RST}.





图 1. Conversion Cycle Timing




(1) The SCLK polarity, launch edge, and capture edge depend on the SPI protocol selected.

图 2. SPI-Compatible Serial Interface Timing


6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 1.8\text{ V}$, and $f_{\text{SAMPLE}} = 1\text{ MSPS}$ (unless otherwise noted)




Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 1.8\text{ V}$, and $f_{\text{SAMPLE}} = 1\text{ MSPS}$ (unless otherwise noted)




Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 1.8\text{ V}$, and $f_{\text{SAMPLE}} = 1\text{ MSPS}$ (unless otherwise noted)




15. Noise Performance vs Temperature

16. Noise Performance vs AVDD



17. Distortion Performance vs Temperature

18. Distortion Performance vs AVDD




19. Analog Supply Current vs Temperature

20. Analog Supply Current vs AVDD

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 1.8\text{ V}$, and $f_{\text{SAMPLE}} = 1\text{ MSPS}$ (unless otherwise noted)




7 Detailed Description

7.1 Overview

The TLA2518 is a small, eight-channel, multiplexed, 12-bit, 1-MSPS, analog-to-digital converter (ADC) with an enhanced-SPI serial interface. The eight channels of the TLA2518 can be individually configured as either analog inputs, digital inputs, or digital outputs. The device uses an internal oscillator for conversion. The analog input channel selection can be auto-sequenced to simplify the digital interface with the host.

The device features a programmable averaging filter that outputs a 16-bit result for enhanced resolution.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Multiplexer and ADC

The eight channels of the multiplexer can be independently configured as ADC inputs or general-purpose inputs/outputs (GPIOs). Figure 22 shows that each input pin has ESD protection diodes to AVDD and GND. On power-up or after device reset, all eight multiplexer channels are configured as analog inputs.

Figure 22 shows an equivalent circuit for pins configured as analog inputs. The ADC sampling switch is represented by ideal switch (SW) in series with the resistor R_{SW} (typically 150 Ω) and the sampling capacitor, C_{SH} (typically 12 pF).




Figure 22. Analog Inputs, GPIOs, and ADC Connections

During acquisition, the SW switch is closed to allow the signal on the selected analog input channel to charge the internal sampling capacitor. During conversion, the SW switch is opened to disconnect the analog input channel from the sampling capacitor.

The multiplexer channels can be configured as GPIOs in the PIN_CFG register. The direction of a GPIO (either as an input or an output) can be set in the GPIO_CFG register. The logic level on the channels configured as digital inputs can be read from the GPI_VALUE register. The digital outputs can be accessed by writing to the GPO_VALUE register. The digital outputs can be configured as either open-drain or push-pull in the GPO_DRIVE_CFG register.

7.3.2 Reference

The device uses the analog supply voltage (AVDD) as a reference for the analog-to-digital conversion process. TI recommends connecting a 1- μ F, low-equivalent series resistance (ESR) ceramic decoupling capacitor between the AVDD and GND pins.

7.3.3 ADC Transfer Function

The ADC output is in straight binary format. Equation 1 computes the ADC resolution:

$$1 \text{ LSB} = V_{REF} / 2^N$$

where:

- $V_{REF} = AVDD$
- $N = 12$

(1)

Feature Description (continued)

图 23 和 表 1 详述了该器件的传输特性。




图 23. 理想传输特性

表 1. 传输特性

INPUT VOLTAGE FOR SINGLE-ENDED INPUT	CODE	DESCRIPTION	IDEAL OUTPUT CODE
≤ 1 LSB	NFSC	Negative full-scale code	000
1 LSB to 2 LSBs	NFSC + 1	—	001
$(AVDD / 2)$ to $(AVDD / 2) + 1$ LSB	MC	Mid code	800
$(AVDD / 2) + 1$ LSB to $(AVDD / 2) + 2$ LSB	MC + 1	—	801
$\geq AVDD - 1$ LSB	PFSC	Positive full-scale code	FFF

7.3.4 ADC Offset Calibration

The variation in ADC offset error resulting from changes in temperature or AVDD can be calibrated by setting the CAL bit in the GENERAL_CFG register. The CAL bit is reset to 0 after calibration. The host can poll the CAL bit to check the ADC offset calibration completion status.

7.3.5 Programmable Averaging Filter

The TLA2518 features a built-in oversampling (OSR) function that can be used to average several samples. The averaging filter can be enabled by programming the OSR[2:0] bits in the OSR_CFG register. The averaging filter configuration is common to all analog input channels. Figure 24 shows that the averaging filter module output is 16 bits long. In manual conversion mode and auto-sequence mode, only the first conversion for the selected analog input channel must be initiated by the host; see the *Manual Mode* and *Auto-Sequence Mode* sections. As shown in Figure 24, any remaining conversions for the selected averaging factor are generated internally. The time required to complete the averaging operation is determined by the sampling speed and number of samples to be averaged. As shown in Figure 24, the 16-bit result can be read out after the averaging operation completes.




Figure 24. Averaging Example

Equation 2 provides the LSB value of the 16-bit average result.

$$1 \text{ LSB} = \frac{AVDD}{2^{16}} \quad (2)$$

7.3.6 General-Purpose I/Os

The eight channels of the TLA2518 can be independently configured as analog inputs, digital inputs, or digital outputs. Table 2 shows how the PIN_CFG and GPIO_CFG registers can be used to configure the device channels.

Table 2. Configuring Channels as Analog Inputs or GPIOs

PIN_CFG[7:0]	GPIO_CFG[7:0]	GPO_DRIVE_CFG[7:0]	CHANNEL CONFIGURATION
0	x	x	Analog input (default)
1	0	x	Digital input
1	1	0	Digital output; open-drain driver
1	1	1	Digital output; push-pull driver

Digital outputs can be configured to logic 1 or 0 by writing to the GPO_VALUE register. Reading the GPI_VALUE register returns the logic level for all channels configured as digital inputs or digital outputs. The GPI_VALUE register can be read to detect a failure in external components, such as a floating pullup resistor or a low-impedance pulldown resistor, that prevents digital outputs being set to the desired logic level.

7.3.7 Oscillator and Timing Control

The device uses an internal oscillator for conversion. When using the averaging module, the host initiates the first conversion and subsequent conversions are generated internally by the device. Also, in autonomous mode of operation, the start of the conversion signal is generated by the device. Table 3 describes how the sampling rate can be controlled by the OSC_SEL and CLK_DIV[3:0] register fields when the device generates the start of the conversion.

表 3. Configuring Sampling Rate for Internal Conversion Start Control

CLK_DIV[3:0]	OSC_SEL = 0		OSC_SEL = 1	
	SAMPLING FREQUENCY, f_{CYCLE} (kSPS)	CYCLE TIME, t_{CYCLE} (μs)	SAMPLING FREQUENCY, f_{CYCLE} (kSPS)	CYCLE TIME, t_{CYCLE} (μs)
0000b	1000	1	31.25	32
0001b	666.7	1.5	20.83	48
0010b	500	2	15.63	64
0011b	333.3	3	10.42	96
0100b	250	4	7.81	128
0101b	166.7	6	5.21	192
0110b	125	8	3.91	256
0111b	83	12	2.60	384
1000b	62.5	16	1.95	512
1001b	41.7	24	1.3	768
1010b	31.3	32	0.98	1024
1011b	20.8	48	0.65	1536
1100b	15.6	64	0.49	2048
1101b	10.4	96	0.33	3072
1110b	7.8	128	0.24	4096
1111b	5.2	192	0.16	6144

The conversion time of the device, given by t_{CONV} in the *Switching Characteristics* table, is independent of the OSC_SEL and CLK_DIV[3:0] configuration.

7.3.8 Output Data Format

Figure 25 shows various SPI frames for reading data. The data output is MSB aligned. If averaging is enabled the output data from the ADC are 16 bits long, otherwise the output data are 12 bits long. Optionally, a 4-bit channel ID can be appended at the end of the output data by configuring the APPEND_STATUS[1:0] field.




图 25. SPI Frames for Reading Data

7.3.9 Device Programming


7.3.9.1 Enhanced-SPI Interface

The device features an enhanced-SPI interface that allows the host controller to operate at slower SCLK speeds and still achieve full throughput. As described in 表 4, the host controller can use any of the four SPI-compatible protocols (SPI-00, SPI-01, SPI-10, or SPI-11) to access the device.

表 4. SPI Protocols for Configuring the Device

PROTOCOL	SCLK POLARITY (At the \overline{CS} Falling Edge)	SCLK PHASE (Capture Edge)	CPOL_CPHA[1:0]	DIAGRAM
SPI-00	Low	Rising	00b	图 26
SPI-01	Low	Falling	01b	图 27
SPI-10	High	Falling	10b	图 26
SPI-11	High	Rising	11b	图 27

On power-up or after coming out of any asynchronous reset, the device supports the SPI-00 protocol for data read and data write operations. To select a different SPI-compatible protocol, program the CPOL_CPHA[1:0] field. This first write operation must adhere to the SPI-00 protocol. Any subsequent data transfer frames must adhere to the newly-selected protocol.



7.3.9.2 Register Read/Write Operation

The device supports the commands listed in 表 5 to access the internal configuration registers.

表 5. Opcodes for Commands

OPCODE	COMMAND DESCRIPTION
0000 0000b	No operation
0001 0000b	Single register read
0000 1000b	Single register write
0001 1000b	Set bit
0010 0000b	Clear bit

7.3.9.2.1 Register Write

A 24-bit SPI frame is required for writing data to configuration registers. The 24-bit data on SDI, as shown in [Figure 28](#), consists of an 8-bit write command (0000 1000b), an 8-bit register address, and 8-bit data. The write command is decoded on the \overline{CS} rising edge and the specified register is updated with the 8-bit data specified during the register write operation.




Figure 28. Register Write Operation

7.3.9.2.2 Register Read

Register read operation consists of two SPI frames: the first SPI frame initiates a register read and the second SPI frame reads data from the register address provided in the first frame. As shown in [Figure 29](#), the 8-bit register address and the 8-bit dummy data are sent over the SDI pin during the first 24-bit frame with the read command (0001 0000b). On the rising edge of \overline{CS} , the read command is decoded and the requested register data are available for reading during the next frame. During the second frame, the first eight bits on SDO correspond to the requested register read. During the second frame, SDI can be used to initiate another operation or can be set to 0.




Figure 29. Register Read Operation

7.4 Device Functional Modes

表 6 lists the functional modes supported by the TLA2518.

表 6. Functional Modes

FUNCTIONAL MODE	CONVERSION CONTROL	MUX CONTROL	SEQ_MODE[1:0]
Manual	\overline{CS} rising edge	Register write to MANUAL_CHID	00b
On-the-fly	\overline{CS} rising edge	First 5 bits after the \overline{CS} falling edge	10b
Auto-sequence	\overline{CS} rising edge	Channel sequencer	01b

The device powers up in manual mode and can be configured into either of these modes by writing the configuration registers for the desired mode.

7.4.1 Device Power-Up and Reset

On power-up, the BOR bit is set indicating a power-cycle or reset event. The device can be reset by setting the RST bit or by recycling the power on the AVDD pin.

7.4.2 Manual Mode

Manual mode allows the external host processor to directly select the analog input channel. 图 30 shows the steps for operating the device in manual mode.




图 30. Device Operation in Manual Mode

In manual mode, the command to switch to a new channel (indicated by cycle N in 图 31) is decoded by the device on the \overline{CS} rising edge. The \overline{CS} rising edge is also the start of the conversion signal, and therefore the device samples the previously selected MUX channel in cycle N+1. The newly selected analog input channel data are available in cycle N+2. For switching the analog input channel, a register write to the MANUAL_CHID field requires 24 clocks; see the [Register Write](#) section for more details. After a channel is selected, the number of clocks required for reading the output data depends on the device output data frame size; see the [Output Data Format](#) section for more details.




FIG 31. Starting Conversions and Reading Data in Manual Mode

7.4.3 On-the-Fly Mode

In the on-the-fly mode of operation, the analog input channel is selected, as shown in FIG 32, using the first five bits on SDI without waiting for the \overline{CS} rising edge. Thus, the ADC samples the newly selected channel on the \overline{CS} edge and there is no latency between the channel selection and the ADC output data.




FIG 32. Starting Conversions and Reading Data in On-the-Fly Mode

The number of clocks required for reading the output data depends on the device output data frame size; see the [Output Data Format](#) section for more details.

7.4.4 Auto-Sequence Mode

In auto-sequence mode, the internal channel sequencer switches the multiplexer to the next analog input channel after every conversion. The desired analog input channels can be configured for sequencing in the AUTO_SEQ_CHSEL register. To enable the channel sequencer, set SEQ_START = 1b. After every conversion, the channel sequencer switches the multiplexer to the next analog input in ascending order. To stop the channel sequencer from selecting channels, set SEQ_START = 0b.

In the example shown in [Figure 33](#), AIN2 and AIN6 are enabled for sequencing in AUTO_SEQ_CHSEL. The channel sequencer loops through AIN2 and AIN6 and repeats until SEQ_START is set to 0b. The number of clocks required for reading the output data depends on the device output data frame size; see the [Output Data Format](#) section for more details.




Figure 33. Starting Conversions and Reading Data in Auto-Sequence Mode

7.5 TLA2518 Registers

Table 7 lists the TLA2518 registers. All register offset addresses not listed in Table 7 should be considered as reserved locations and the register contents should not be modified.

Table 7. TLA2518 Registers

Address	Acronym	Register Name	Section
0x0	SYSTEM_STATUS	SYSTEM_STATUS Register (Address = 0x0) [reset = 0x81]	
0x1	GENERAL_CFG	GENERAL_CFG Register (Address = 0x1) [reset = 0x0]	
0x2	DATA_CFG	DATA_CFG Register (Address = 0x2) [reset = 0x0]	
0x3	OSR_CFG	OSR_CFG Register (Address = 0x3) [reset = 0x0]	
0x4	OPMODE_CFG	OPMODE_CFG Register (Address = 0x4) [reset = 0x0]	
0x5	PIN_CFG	PIN_CFG Register (Address = 0x5) [reset = 0x0]	
0x7	GPIO_CFG	GPIO_CFG Register (Address = 0x7) [reset = 0x0]	
0x9	GPO_DRIVE_CFG	GPO_DRIVE_CFG Register (Address = 0x9) [reset = 0x0]	
0xB	GPO_VALUE	GPO_VALUE Register (Address = 0xB) [reset = 0x0]	
0xD	GPI_VALUE	GPI_VALUE Register (Address = 0xD) [reset = 0x0]	
0x10	SEQUENCE_CFG	SEQUENCE_CFG Register (Address = 0x10) [reset = 0x0]	
0x11	CHANNEL_SEL	CHANNEL_SEL Register (Address = 0x11) [reset = 0x0]	
0x12	AUTO_SEQ_CH_SEL	AUTO_SEQ_CH_SEL Register (Address = 0x12) [reset = 0x0]	

Complex bit access types are encoded to fit into small table cells. Table 8 shows the codes that are used for access types in this section.

Table 8. TLA2518 Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

7.5.1 SYSTEM_STATUS Register (Address = 0x0) [reset = 0x81]

SYSTEM_STATUS is shown in Figure 34 and described in Table 9.

Return to the [Summary Table](#).

Figure 34. SYSTEM_STATUS Register

7	6	5	4	3	2	1	0
RSVD	SEQ_STATUS	RESERVED		OSR_DONE	CRCERR_FUSE	RESERVED	BOR
R-1b	R-0b	R-0b		R/W-0b	R-0b	R-0b	R/W-1b

Table 9. SYSTEM_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RSVD	R	1b	Reads return 1b.
6	SEQ_STATUS	R	0b	Status of the channel sequencer. 0b = Sequence stopped 1b = Sequence in progress
5-4	RESERVED	R	0b	Reserved. Reads return 0b.
3	OSR_DONE	R/W	0b	Averaging status. Clear this bit by writing 1b to this bit. 0b = Averaging in progress or not started; average result is not ready. 1b = Averaging complete; average result is ready.
2	CRCERR_FUSE	R	0b	Device power-up configuration CRC check status. To re-evaluate this bit, software reset the device or power cycle AVDD. 0b = No problems detected in power-up configuration. 1b = Device configuration not loaded correctly.
1	RESERVED	R	0b	Reserved. Reads return 0b.
0	BOR	R/W	1b	Brown out reset indicator. This bit is set if brown out condition occurs or device is power cycled. Write 1b to this bit to clear the flag. 0b = No brown out from the last time this bit was cleared. 1b = Brown out condition detected or device power cycled.

7.5.2 GENERAL_CFG Register (Address = 0x1) [reset = 0x0]

GENERAL_CFG is shown in [Figure 35](#) and described in [Table 10](#).

Return to the [Summary Table](#).

Figure 35. GENERAL_CFG Register

7	6	5	4	3	2	1	0
RESERVED					CH_RST	CAL	RST
R-0b					R/W-0b	R/W-0b	W-0b

Table 10. GENERAL_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0b	Reserved. Reads return 0b.
2	CH_RST	R/W	0b	Force all channels to be analog inputs. 0b = Normal operation. 1b = All channels are set as analog inputs irrespective of configuration in other registers.
1	CAL	R/W	0b	Calibrate ADC offset. 0b = Normal operation. 1b = ADC offset is calibrated. After calibration is complete, this bit is set to 0b.
0	RST	W	0b	Software reset all registers to default values. 0b = Normal operation. 1b = Device is reset. After reset is complete, this bit is set to 0b and BOR bit is set to 1b.

7.5.3 DATA_CFG Register (Address = 0x2) [reset = 0x0]

DATA_CFG is shown in Figure 36 and described in Table 11.

Return to the [Summary Table](#).

Figure 36. DATA_CFG Register

7	6	5	4	3	2	1	0
FIX_PAT	RESERVED	APPEND_STATUS[1:0]	RESERVED	RESERVED		CPOL_CPHA[1:0]	
R/W-0b	R-0b	R/W-0b	R-0b		R/W-0b		

Table 11. DATA_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	FIX_PAT	R/W	0b	Device outputs fixed data bits which can be helpful for debugging communication with the device. 0b = Normal operation. 1b = Device outputs fixed code 0xA5A repeatedly when reading ADC data.
6	RESERVED	R	0b	Reserved. Reads return 0b.
5-4	APPEND_STATUS[1:0]	R/W	0b	Append 4-bit channel ID or status flags to output data. 0b = Channel ID is not appended to ADC data. 1b = 4-bit channel ID is appended to ADC data. 10b = Reserved. 11b = Reserved.
3-2	RESERVED	R	0b	Reserved. Reads return 0b.
1-0	CPOL_CPHA[1:0]	R/W	0b	This field sets the polarity and phase of SPI communication. 0b = CPOL = 0, CPHA = 0. 1b = CPOL = 0, CPHA = 1. 10b = CPOL = 1, CPHA = 0. 11b = CPOL = 1, CPHA = 1.

7.5.4 OSR_CFG Register (Address = 0x3) [reset = 0x0]

OSR_CFG is shown in Figure 37 and described in Table 12.

Return to the [Summary Table](#).

Figure 37. OSR_CFG Register

7	6	5	4	3	2	1	0
RESERVED						OSR[2:0]	
R-0b						R/W-0b	

Table 12. OSR_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0b	Reserved. Reads return 0b.
2-0	OSR[2:0]	R/W	0b	Selects the oversampling ratio for ADC conversion result. 0b = No averaging 1b = 2 samples 10b = 4 samples 11b = 8 samples 100b = 16 samples 101b = 32 samples 110b = 64 samples 111b = 128 samples

7.5.5 OPMODE_CFG Register (Address = 0x4) [reset = 0x0]

OPMODE_CFG is shown in [Figure 38](#) and described in [Table 13](#).

Return to the [Summary Table](#).

Figure 38. OPMODE_CFG Register

7	6	5	4	3	2	1	0
RESERVED			OSC_SEL	CLK_DIV[3:0]			
R-0b			R/W-0b	R/W-0b			

Table 13. OPMODE_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0b	Reserved. Reads return 0b.
4	OSC_SEL	R/W	0b	Selects the oscillator for internal timing generation. 0b = High-speed oscillator. 1b = Low-power oscillator.
3-0	CLK_DIV[3:0]	R/W	0b	Refer to section on oscillator and timing control for details.

7.5.6 PIN_CFG Register (Address = 0x5) [reset = 0x0]

PIN_CFG is shown in [Figure 39](#) and described in [Table 14](#).

Return to the [Summary Table](#).

Figure 39. PIN_CFG Register

7	6	5	4	3	2	1	0
PIN_CFG[7:0]							
R/W-0b							

Table 14. PIN_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PIN_CFG[7:0]	R/W	0b	Configure device channels AIN / GPIO [7:0] as analog inputs or GPIOs. 0b = Channel is configured as analog input. 1b = Channel is configured as GPIO.

7.5.7 GPIO_CFG Register (Address = 0x7) [reset = 0x0]

GPIO_CFG is shown in [Figure 40](#) and described in [Table 15](#).

Return to the [Summary Table](#).

Figure 40. GPIO_CFG Register

7	6	5	4	3	2	1	0
GPIO_CFG[7:0]							
R/W-0b							

Table 15. GPIO_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPIO_CFG[7:0]	R/W	0b	Configure GPIO[7:0] as either digital inputs or digital outputs. 0b = GPIO is configured as digital input. 1b = GPIO is configured as digital output.

7.5.8 GPO_DRIVE_CFG Register (Address = 0x9) [reset = 0x0]

GPO_DRIVE_CFG is shown in [Figure 41](#) and described in [Table 16](#).

Return to the [Summary Table](#).

Figure 41. GPO_DRIVE_CFG Register

7	6	5	4	3	2	1	0
GPO_DRIVE_CFG[7:0]							
R/W-0b							

Table 16. GPO_DRIVE_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPO_DRIVE_CFG[7:0]	R/W	0b	Configure digital outputs GPO[7:0] as open-drain or push-pull outputs. 0b = Digital output is open-drain; connect external pullup resistor. 1b = Push-pull driver is used for digital output.

7.5.9 GPO_VALUE Register (Address = 0xB) [reset = 0x0]

GPO_VALUE is shown in [Figure 42](#) and described in [Table 17](#).

Return to the [Summary Table](#).

Figure 42. GPO_VALUE Register

7	6	5	4	3	2	1	0
GPO_VALUE[7:0]							
R/W-0b							

Table 17. GPO_VALUE Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPO_VALUE[7:0]	R/W	0b	Logic level to be set on digital outputs GPO[7:0]. 0b = Digital output set to logic 0. 1b = Digital output set to logic 1.

7.5.10 GPI_VALUE Register (Address = 0xD) [reset = 0x0]

GPI_VALUE is shown in [Figure 43](#) and described in [Table 18](#).

Return to the [Summary Table](#).

Figure 43. GPI_VALUE Register

7	6	5	4	3	2	1	0
GPI_VALUE[7:0]							
R-0b							

Table 18. GPI_VALUE Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPI_VALUE[7:0]	R	0b	Readback the logic level on channels configured digital inputs. 0b = Digital input is at logic 0. 1b = Digital input is at logic 1.

7.5.11 SEQUENCE_CFG Register (Address = 0x10) [reset = 0x0]

SEQUENCE_CFG is shown in [Figure 44](#) and described in [Table 19](#).

Return to the [Summary Table](#).

Figure 44. SEQUENCE_CFG Register

7	6	5	4	3	2	1	0
RESERVED			SEQ_START	RESERVED		SEQ_MODE[1:0]	
R-0b			R/W-0b	R-0b		R/W-0b	

Table 19. SEQUENCE_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0b	Reserved. Reads return 0b.
4	SEQ_START	R/W	0b	Control for start of channel sequence when using auto sequence mode (SEQ_MODE = 01b). 0b = Stop channel sequencing. 1b = Start channel sequencing in ascending order for channels enabled in AUTO_SEQ_CH_SEL register.
3-2	RESERVED	R	0b	Reserved. Reads return 0b.
1-0	SEQ_MODE[1:0]	R/W	0b	Selects the mode of scanning of analog input channels. 0b = Manual sequence mode; channel selected by MANUAL_CHID field. 1b = Auto sequence mode; channel selected by AUTO_SEQ_CH_SEL. 10b = On-the-fly sequence mode. 11b = Reserved.

7.5.12 CHANNEL_SEL Register (Address = 0x11) [reset = 0x0]

CHANNEL_SEL is shown in Figure 45 and described in Table 20.

Return to the Summary Table.

Figure 45. CHANNEL_SEL Register

7	6	5	4	3	2	1	0
RESERVED				MANUAL_CHID[3:0]			
R-0b				R/W-0b			

Table 20. CHANNEL_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0b	Reserved. Reads return 0b.
3-0	MANUAL_CHID[3:0]	R/W	0b	In manual mode (SEQ_MODE = 00b), this field contains the 4-bit channel ID of the analog input channel for next ADC conversion. For valid ADC data, the selected channel must not be configured as GPIO in PIN_CFG register. 1xxx = Reserved. 0b = AIN0 1b = AIN1 10b = AIN2 11b = AIN3 100b = AIN4 101b = AIN5 110b = AIN6 111b = AIN7

7.5.13 AUTO_SEQ_CH_SEL Register (Address = 0x12) [reset = 0x0]

AUTO_SEQ_CH_SEL is shown in Figure 46 and described in Table 21.

Return to the Summary Table.

Figure 46. AUTO_SEQ_CH_SEL Register

7	6	5	4	3	2	1	0
AUTO_SEQ_CH_SEL[7:0]							
R/W-0b							

Table 21. AUTO_SEQ_CH_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	AUTO_SEQ_CH_SEL[7:0]	R/W	0b	Select analog input channels AIN[7:0] in for auto sequencing mode. 0b = Analog input channel is not enabled in scanning sequence. 1b = Analog input channel is enabled in scanning sequence.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register analog-to-digital converter (SAR ADC) are the input driver and the reference driver circuits. This section details some general principles for designing the input driver circuit, reference driver circuit, and provides some application circuits designed for the TLA2518.

8.2 Typical Applications

8.2.1 Mixed-Channel Configuration




图 47. DAQ Circuit: Single-Supply DAQ

8.2.1.1 Design Requirements


The goal of this application is to configure some channels of the TLA2518 as digital inputs, open-drain digital outputs, and push-pull digital outputs.

8.2.1.2 Detailed Design Procedure


The TLA2518 can support GPIO functionality at each input pin. Any analog input pin can be independently configured as a digital input, a digital open-drain output, or a digital push-pull output through the PIN_CFG and GPIO_CFG registers; see 表 2.

8.2.1.2.1 Digital Input

The digital input functionality can be used to monitor a signal within the system. 图 48 illustrates that the state of the digital input can be read from the GPI_VALUE register.

Typical Applications (continued)

图 48. Digital Input
8.2.1.2.2 Digital Open-Drain Output

The channels of the TLA2518 can be configured as digital open-drain outputs supporting an output voltage up to 5.5 V. An open-drain output, as shown in 图 49, consists of an internal FET (Q) connected to ground. The output is idle when not driven by the device, which means Q is off and the pullup resistor, R_{PULL_UP} , connects the GPOx node to the desired output voltage. The output voltage can range anywhere up to 5.5 V, depending on the external voltage that the GPIOx is pulled up to. When the device is driving the output, Q turns on, thus connecting the pullup resistor to ground and bringing the node voltage at GPOx low.


图 49. Digital Open-Drain Output

The minimum value of the pullup resistor, as calculated in 式 3, is given by the ratio of V_{PULL_UP} and the maximum current supported by the device digital output (5 mA).

$$R_{MIN} = (V_{PULL_UP} / 5 \text{ mA}) \quad (3)$$


The maximum value of the pullup resistor, as calculated in 式 4, depends on the minimum input current requirement, I_{LOAD} , of the receiving device driven by this GPIO.

$$R_{MAX} = (V_{PULL_UP} / I_{LOAD}) \quad (4)$$

Select R_{PULL_UP} such that $R_{MIN} < R_{PULL_UP} < R_{MAX}$.

Typical Applications (continued)

8.2.1.2.3 Application Curve



Standard deviation = 0.49 LSB

Figure 50. DC Input Histogram

8.2.2 Digital Push-Pull Output Configuration

The channels of the TLA2518 can be configured as digital push-pull outputs supporting an output voltage up to AVDD. As shown in Figure 51, a push-pull output consists of two mirrored opposite bipolar transistors, Q1 and Q2. The device can both source and sink current because only one transistor is on at a time (either Q2 is on and pulls the output low, or Q1 is on and sets the output high). A push-pull configuration always drives the line opposed to an open-drain output where the line is left floating.




Figure 51. Digital Push-Pull Output

9 Power Supply Recommendations

9.1 AVDD and DVDD Supply Recommendations

The TLA2518 has two separate power supplies: AVDD and DVDD. The device operates on AVDD; DVDD is used for the interface circuits. For supplies greater than 2.35 V, AVDD and DVDD can be shorted externally if single-supply operation is desired. The AVDD supply also defines the full-scale input range of the device. Decouple the AVDD and DVDD pins individually, as illustrated in [Figure 52](#), with 1- μ F ceramic decoupling capacitors. The minimum capacitor value required for AVDD and DVDD is 200 nF and 20 nF, respectively. If both supplies are powered from the same source, a minimum capacitor value of 220 nF is required for decoupling.




Figure 52. Power-Supply Decoupling

10 Layout

10.1 Layout Guidelines

Figure 53 shows a board layout example for the TLA2518. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the AVDD supply away from noise sources.

Use 1- μ F ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins. Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors. Connect the GND pin to the ground plane using short, low-impedance paths. The AVDD supply voltage also functions as the reference voltage for the TLA2518. Place the decoupling capacitor (C_{REF}) for AVDD close to the device AVDD and GND pins and connect C_{REF} to the device pins with thick copper tracks.

10.2 Layout Example




Figure 53. Example Layout

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 コミュニティ・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.3 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLA2518IRTER	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2518
TLA2518IRTER.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2518
TLA2518IRTERG4	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2518
TLA2518IRTERG4.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2518
TLA2518IRTET	Active	Production	WQFN (RTE) 16	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	2518
TLA2518IRTET.A	Active	Production	WQFN (RTE) 16	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	2518

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLA2518IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLA2518IRTERG4	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLA2518IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLA2518IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TLA2518IRTERG4	WQFN	RTE	16	3000	367.0	367.0	35.0
TLA2518IRTET	WQFN	RTE	16	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RTE 16

WQFN - 0.8 mm max height


3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225944/A



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4219117/B 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219117/B 04/2022

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月