

# TLV61070A 0.5V 超低入力電圧の 2.5A 昇圧コンバータ

## 1 特長

- 入力電圧範囲: 0.5V~5.5V
- スタートアップ時の最低入力電圧: 1.3V
- 出力電圧設定範囲: 2.2V~5.5V
- 2 つの 69mΩ (LS) / 89mΩ (HS) MOSFET
- 2.5A のバレー・スイッチング電流制限
- $V_{IN} = 3.6V$ 、 $V_{OUT} = 5V$ 、 $I_{OUT} = 1.0A$  のとき 92.3% の効率
- $V_{IN} > 1.5V$  のとき 1MHz、 $V_{IN} < 1V$  のとき 0.55MHz のスイッチング周波数
- $V_{IN}$  および SW からのシャットダウン電流 0.1μA (標準値)
- 40°C~+125°C の範囲で ±2.5% 精度の基準電圧
- 軽負荷時の自動 PFM 動作モード
- $V_{IN} > V_{OUT}$  時のパススルー・モード
- シャットダウン時に入力と出力を完全に切り離し
- 出力過電圧およびサーマル・シャットダウン保護機能
- 出力短絡保護機能
- 2.9mm × 1.6mm の SOT23-6 (DDC) 6 ピン・パッケージ

## 2 アプリケーション

- 電子棚札
- ビデオ・ドアベル
- リモート・コントローラ

## 3 概要

TLV61070A デバイスは、0.5V の超低入力電圧に対応する同期整流昇圧コンバータです。このデバイスは、各種バッテリおよびスーパー・キャパシタで動作する携帯機器およびスマート・デバイス用の電源に使用できます。TLV61070A は、全温度範囲にわたって 2.5A (標準値) のバレー・スイッチ電流制限を行います。0.5V~5.5V という広い入力電圧範囲に対応する TLV61070A は、スーパー・キャパシタ・バックアップ電源アプリケーションをサポートしています。これらのアプリケーションはスーパー・キャパシタを非常に低い電圧まで放電させることができます。


入力電圧が 1.5V を超える場合、TLV61070A は 1MHz のスイッチング周波数で動作します。入力電圧が 1.5V~1V の場合、このスイッチング周波数は 0.55MHz まで徐々に低下します。軽負荷条件の場合、TLV61070A はパワーセーブ・モードに移行し、負荷電流の全範囲にわたって高い効率を維持します。軽負荷時には、 $V_{OUT}$  から、わずか 20μA の静止電流しか消費しません。シャットダウン中、TLV61070A は入力電源から完全に接続解除された状態になり、消費電流をわずか 0.1μA に低減するので、バッテリ動作時間を延長できます。TLV61070A には 5.7V の出力過電圧保護、出力短絡保護、およびサーマル・シャットダウン保護機能が搭載されています。

TLV61070A は 2.9mm × 1.6mm の SOT23-6 (DBV) パッケージで供給され、外付け部品が少ないため、非常に小さなソリューションを実現できます。

### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TLV61070A	SOT-23 (6)	2.90mm × 1.60mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



代表的なアプリケーション回路



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照ください。

## Table of Contents

1 特長.....	1	7.4 Device Functional Modes.....	9
2 アプリケーション.....	1	8 Application and Implementation.....	11
3 概要.....	1	8.1 Application Information.....	11
4 Revision History.....	2	8.2 Typical Application.....	11
5 Pin Configuration and Functions.....	3	8.3 Power Supply Recommendations.....	16
6 Specifications.....	4	8.4 Layout.....	16
6.1 Absolute Maximum Ratings.....	4	9 Device and Documentation Support.....	18
6.2 ESD Ratings.....	4	9.1 Device Support.....	18
6.3 Recommended Operating Conditions.....	4	9.2 Receiving Notification of Documentation Updates.....	18
6.4 Thermal Information.....	4	9.3 サポート・リソース.....	18
6.5 Electrical Characteristics.....	5	9.4 Trademarks.....	18
6.6 Typical Characteristics.....	6	9.5 Electrostatic Discharge Caution.....	18
7 Detailed Description.....	7	9.6 Glossary.....	18
7.1 Overview.....	7	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram.....	7	Information.....	18
7.3 Feature Description.....	8		

## 4 Revision History

DATE	REVISION	NOTES
September 2022	*	Initial release

## 5 Pin Configuration and Functions




図 5-1. DBV Package 6-Pin SOT236 Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	SW	PWR	The switch pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.
2	GND	PWR	Ground pin of the IC
3	EN	I	Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode.
4	FB	I	Voltage feedback of adjustable output voltage
5	VOUT	PWR	Boost converter output
6	VIN	I	IC power supply input

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage range at terminals <sup>(2)</sup>	VIN, EN, FB, SW, VOUT	-0.3	7	V
	SW spike at 10ns	-0.7	8	V
	SW spike at 1ns	-0.7	9	V
Operating junction temperature, $T_J$		-40	150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage range	0.5		5.5	V
$V_{OUT}$	Output voltage setting range	2.2		5.5	V
$L$	Effective inductance range	0.7	1.0	6.1	µH
$C_{IN}$	Effective input capacitance range	1.0	4.7		µF
$C_{OUT}$	Effective output capacitance range	4	10	1000	µF
$T_J$	Operating junction temperature	-40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TLV61070A	UNIT
		DBV - 6 PINS	
		Standard	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	139.1	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	34.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	40.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.


## 6.5 Electrical Characteristics

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{IN} = 3.6\text{ V}$  and  $V_{OUT} = 5.0\text{ V}$ . Typical values are at  $T_J = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>						
$V_{IN}$	Input voltage range		0.5	5.5	5.5	V
$V_{IN\_UVLO}$	Under-voltage lockout threshold	$V_{IN}$ rising		1.0	1.3	V
		$V_{IN}$ falling		0.4	0.5	V
$I_Q$	Quiescent current into $V_{IN}$ pin	IC enabled, No load, No switching $V_{IN} = 1.3\text{ V}$ to $5.5\text{ V}$ , $V_{FB} = V_{REF} + 0.1\text{ V}$ , $T_J$ up to $85^\circ\text{C}$		0.9	3.0	$\mu\text{A}$
	Quiescent current into $V_{OUT}$ pin	IC enabled, No load, No switching $V_{OUT} = 2.2\text{ V}$ to $5.5\text{ V}$ , $V_{FB} = V_{REF} + 0.1\text{ V}$ , $T_J$ up to $85^\circ\text{C}$		20	30	$\mu\text{A}$
$I_{SD}$	Shutdown current into $V_{IN}$ and $SW$ pin	IC disabled, $V_{IN} = V_{SW} = 3.6\text{ V}$ , $T_J = 25^\circ\text{C}$		0.1	0.2	$\mu\text{A}$
<b>OUTPUT</b>						
$V_{OUT}$	Output voltage setting range		2.2	5.5	5.5	V
$V_{REF}$	Reference voltage at the FB pin	PWM mode	485	500	515	mV
		PFM mode		505		mV
$V_{OVP}$	Output over-voltage protection threshold	$V_{OUT}$ rising	5.5	5.7	6.0	V
$V_{OVP\_HYS}$	Over-voltage protection hysteresis			0.1		V
$I_{FB\_LKG}$	Leakage current at FB pin			4	50	nA
$I_{VOUT\_LKG}$	Leakage current into $V_{OUT}$ pin	IC disabled, $V_{IN} = 0\text{ V}$ , $V_{SW} = 0\text{ V}$ , $V_{OUT} = 5.5\text{ V}$ , $T_J = 25^\circ\text{C}$		1	3	$\mu\text{A}$
$t_{SS}$	Soft startup time	From active EN to $V_{OUT}$ regulation. $V_{IN} = 2.5\text{ V}$ , $V_{OUT} = 5.0\text{ V}$ , $C_{OUT\_EFF} = 10\mu\text{F}$ , $I_{OUT} = 0$		750		$\mu\text{s}$
<b>POWER SWITCH</b>						
$R_{DS(on)}$	High-side MOSFET on resistance	$V_{OUT} = 5.0\text{ V}$		89		mohm
	Low-side MOSFET on resistance	$V_{OUT} = 5.0\text{ V}$		69		mohm
$f_{SW}$	Switching frequency	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5.0\text{ V}$ , PWM mode		1.0		MHz
		$V_{IN} = 1.0\text{ V}$ , $V_{OUT} = 5.0\text{ V}$ , PWM mode		0.55		MHz
$t_{ON\_min}$	Minimum on time		40	96	130	ns
$t_{OFF\_min}$	Minimum off time			80	120	ns
$I_{LIM\_SW}$	Valley current limit	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5.0\text{ V}$ , $T_J = 25^\circ\text{C}$	2.00	2.45		A
$I_{LIM\_SW}$	Valley current limit	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5.0\text{ V}$ , $T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$	1.80	2.45		A
$I_{LIM\_CHG}$	Pre-charge current	$V_{IN} = 1.3 - 5.5\text{ V}$ , $V_{OUT} < 0.4\text{ V}$	100	185		mA
		$V_{IN} = 2.4\text{ V}$ , $V_{OUT} = 2.15\text{ V}$	200	385		mA
<b>LOGIC INTERFACE</b>						
$V_{EN\_H}$	EN logic high threshold	$V_{IN} > 1.3\text{ V}$ or $V_{OUT} > 2.2\text{ V}$		1.2		V
$V_{EN\_L}$	EN logic low threshold	$V_{IN} > 1.3\text{ V}$ or $V_{OUT} > 2.2\text{ V}$	0.35	0.42	0.45	
<b>PROTECTION</b>						
$T_{SD}$	Thermal shutdown threshold	$T_J$ rising		150		$^\circ\text{C}$
$T_{SD\_HYS}$	Thermal shutdown hysteresis	$T_J$ falling below $T_{SD}$		20		$^\circ\text{C}$


## 6.6 Typical Characteristics

$V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $T_J = 25^\circ\text{C}$ , unless otherwise noted



$V_{IN} = 1.3\text{ V}, 2.7\text{ V}, 3.3\text{ V}, 3.6\text{ V}, 4.2\text{ V}$ ;  $V_{OUT} = 5\text{ V}$

图 6-1. Load Efficiency with Different Input



$V_{IN} = 1.3\text{ V}, 2.7\text{ V}, 3.3\text{ V}, 3.6\text{ V}, 4.2\text{ V}$ ;  $V_{OUT} = 5\text{ V}$


图 6-2. Load Regulation

## 7 Detailed Description

### 7.1 Overview

The TLV61070A synchronous step-up converter is designed to operate from an input voltage supply range between 0.5 V and 5.5 V with 2.5-A valley switch current limit. The TLV61070A typically operates at a quasi-constant frequency pulse width modulation (PWM) at moderate to heavy load currents. The switching frequency is 1 MHz when the input voltage is above 1.5 V. The switching frequency reduces down to 0.55 MHz gradually when the input voltage goes down from 1.5 V to 1 V and keeps at 0.55 MHz when the input voltage is below 1 V. At light load conditions, the TLV61070A converter operates in Power Save mode with pulse frequency modulation (PFM). During PWM operation, the converter uses adaptive constant on-time valley current mode control scheme to achieve excellent line regulation and load regulation and allows the use of a small inductor and ceramic capacitors. Internal loop compensation simplifies the design process while minimizing the number of external components.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Undervoltage Lockout

The TLV61070A has a built-in undervoltage lockout (UVLO) circuit to ensure the device working properly. When the input voltage is above the UVLO rising threshold of 1.3 V, the TLV61070A can be enabled to boost the output voltage. After the TLV61070A starts up and the output voltage is above 2.2 V, the TLV61070A works with input voltage as low as 0.5 V.

### 7.3.2 Enable and Soft Start

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TLV61070A is enabled and starts up. At the beginning, the TLV61070A charges the output capacitors with a current of about 185 mA when the output voltage is below 0.4 V. When the output voltage is charged above 0.4 V, the output current is changed to having output current capability to drive the 5-Ω resistance load. After the output voltage reaches the input voltage, the TLV61070A starts switching, and the output voltage ramps up further. The typical start-up time is 700  $\mu$ s accounting from EN high to output, reaching target voltage for the application with input voltage is 2.5 V. Output voltage is 5 V, output effective capacitance is 10  $\mu$ F, and no load. When the voltage at the EN pin is below 0.4 V, the internal enable comparator turns the device into Shutdown mode. In shutdown mode, the device is entirely turned off. The output is disconnected from the input power supply.

### 7.3.3 Switching Frequency

The TLV61070A switches at a quasi-constant 1-MHz frequency when the input voltage is above 1.5 V. When the input voltage is lower than 1.5 V, the switching frequency is reduced gradually to 0.55 MHz to improve the efficiency and get higher boost ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.55 MHz.

### 7.3.4 Current Limit Operation

The TLV61070A uses a valley current limit sensing scheme. Current limit detection occurs during the off time by sensing of the voltage drop across the synchronous rectifier.

When the load current is increased such that the inductor current is above the current limit within the whole switching cycle time, the off-time is increased to allow the inductor current to decrease to this threshold before the next on time begins (so called frequency foldback mechanism). When the current limit is reached, the output voltage decreases during further load increase.

The maximum continuous output current ( $I_{OUT(LC)}$ ) before entering current limit (CL) operation can be defined by [式 1](#).

$$I_{OUT(CL)} = (1 - D) \times \left( I_{LIM} + \frac{1}{2} \Delta I_{L(P-P)} \right) \quad (1)$$

where

- D is the duty cycle
- $\Delta I_{L(P-P)}$  is the inductor ripple current

The duty cycle can be estimated by [式 2](#).

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (2)$$

where

- $V_{OUT}$  is the output voltage of the boost converter
- $V_{IN}$  is the input voltage of the boost converter
- $\eta$  is the efficiency of the converter, use 90% for most applications

The peak-to-peak inductor ripple current is calculated by [式 3](#).

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \quad (3)$$

where

- L is the inductance value of the inductor
- $f_{SW}$  is the switching frequency
- D is the duty cycle
- $V_{IN}$  is the input voltage of the boost converter

### 7.3.5 Pass-Through Operation

When the input voltage is higher than the setting output voltage, the output voltage is higher than the target regulation voltage. When the output voltage is 101% of the setting target voltage, the TLV61070A stops switching and fully turns on the high-side PMOS FET. The device works in pass-through mode. The output voltage is the input voltage minus the voltage drop across the DCR of the inductor and the  $R_{DS(on)}$  of the PMOS FET. When the output voltage drops below the 97% of the setting target voltage as the input voltage declines or the load current increases, the TLV61070A resumes switching again to regulate the output voltage.

### 7.3.6 Overvoltage Protection

The TLV61070A has an output overvoltage protection (OVP) to protect the device if the external feedback resistor divider is wrongly populated. When the output voltage is above 5.7 V typically, the device stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the device resumes operating again.

### 7.3.7 Output Short-to-Ground Protection

The TLV61070A starts to limit the output current when the output voltage is below 1.8 V. The lower the output voltage reaches, the smaller the output current is. When the VOUT pin is short to ground, and the output voltage becomes less than 0.4 V, the output current is limited to approximately 185 mA. Once the short circuit is released, the TLV61070A goes through the soft start-up again to the regulated output voltage.

### 7.3.8 Thermal Shutdown

The TLV61070A goes into thermal shutdown once the junction temperature exceeds 150°C. When the junction temperature drops below the thermal shutdown recovery temperature, typically 130°C, the device starts operating again.

## 7.4 Device Functional Modes

The TLV61070A has two switching operation modes: PWM mode in moderate to heavy load conditions and power save mode with pulse frequency modulation (PFM) in light load conditions.

### 7.4.1 PWM Mode

The TLV61070A uses a quasi-constant 1.0-MHz frequency pulse width modulation (PWM) at moderate-to-heavy load current. Based on the input voltage to output voltage ratio, a circuit predicts the required on time. At the beginning of the switching cycle, the NMOS switching FET. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on time expires, the main switch NMOS FET is turned off, and the rectifier PMOS FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supply the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits the valley current threshold determined by the output of the error amplifier, the next switching cycle starts again.

The TLV61070A has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

### 7.4.2 Power Save Mode

The TLV61070A integrates a Power Save mode with PFM to improve efficiency at light load. When the load current decreases, the inductor valley current set by the output of the error amplifier no longer regulates the

output voltage. When the inductor valley current hits the low limit, the output voltage exceeds the setting voltage as the load current decreases further. When the FB voltage hits the PFM reference voltage, the TLV61070A goes into the Power Save mode. In Power Save mode, when the FB voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time of the internal comparator, then it stops switching. The load is supplied by the output capacitor, and the output voltage declines. When the FB voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage.




图 7-1. Output Voltage in PWM Mode and PFM Mode

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV61070A is a synchronous boost converter designed to operate from an input voltage supply range between 0.5 V and 5.5 V with a typical 2.5-A valley switch current limit. The TLV61070A typically operates at a quasi-constant 1-MHz frequency PWM at moderate-to-heavy load currents when the input voltage is above 1.5 V. The switching frequency changes to 0.55 MHz gradually with the input voltage changing from 1.5 V to 1 V for better efficiency and high step-up ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.55 MHz. At light load currents, the TLV61070A converter operates in Power Save mode with PFM to achieve high efficiency over the entire load current range.

### 8.2 Typical Application

The TLV61070A provides a power supply solution for portable devices powered by batteries or backup applications powered by super-capacitors. The TLV61070A can output 5 V and 1.0 A from a single-cell Li-ion battery.




図 8-1. Li-ion Battery to 5-V Boost Converter

#### 8.2.1 Design Requirements

The design parameters are listed in 表 8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES
Input voltage	2.7 V to 4.35 V
Output voltage	5 V
Output current	1.0 A
Output voltage ripple	±50 mV

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in [图 8-1](#)). When the output voltage is regulated, the typical voltage at the FB pin is  $V_{REF}$ . Thus, the resistor divider is determined by [式 4](#).

$$R1 = \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2 \quad (4)$$

where

- $V_{OUT}$  is the regulated output voltage
- $V_{REF}$  is the internal reference voltage at the FB pin

For the best accuracy, keep R2 smaller than 100 kΩ to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing the R2 towards a higher value reduces the quiescent current for achieving highest efficiency at low load currents.

### 8.2.2.2 Inductor Selection

Since the selection of the inductor affects steady-state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications: inductor value, saturation current, and DC resistance (DCR).

The TLV61070A is designed to work with inductor values between 2.2 μH and 4.7 μH. Follow [式 5](#) to [式 7](#) to calculate the inductor peak current for the application. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margins, choose the inductor value with -30% tolerances and low power-conversion efficiency for the calculation.

In a boost regulator, the inductor DC current can be calculated by [式 5](#).

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (5)$$

where

- $V_{OUT}$  is the output voltage of the boost converter
- $I_{OUT}$  is the output current of the boost converter
- $V_{IN}$  is the input voltage of the boost converter
- $\eta$  is the power conversion efficiency, use 90% for most applications

The inductor ripple current is calculated by [式 6](#).

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \quad (6)$$

where

- D is the duty cycle, which can be calculated by [式 2](#)
- L is the inductance value of the inductor
- $f_{SW}$  is the switching frequency
- $V_{IN}$  is the input voltage of the boost converter

Therefore, the inductor peak current is calculated by [式 7](#).

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2} \quad (7)$$

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. The saturation current of the inductor must be higher than the calculated peak inductor current. 表 8-2 lists the recommended inductors for the TLV61070A.

**表 8-2. Recommended Inductors for the TLV61070A**

PART NUMBER <sup>(1)</sup>	L (μH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	SIZE (LxWxH)	VENDOR
XGL4030-222ME	2.2	15.0	7.0	4.0 × 4.0 × 3.1	Coilcraft
74438357022	2.2	13.5	7.0	4.1 × 4.1 × 3.1	Wurth Elecktronik

(1) See the [Third-party Products](#) disclaimer.

### 8.2.2.3 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by 式 8.

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}} \quad (8)$$

where

- $D_{MAX}$  is the maximum switching duty cycle
- $V_{RIPPLE}$  is the peak-to-peak output ripple voltage
- $I_{OUT}$  is the maximum output current
- $f_{SW}$  is the switching frequency

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by 式 9.

$$V_{RIPPLE(ESR)} = I_{L(P)} \times R_{ESR} \quad (9)$$

Take care when evaluating the derating of a ceramic capacitor under DC bias voltage, aging, and AC signal. For example, the DC bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

TI recommends using the X5R or X7R ceramic output capacitor in the range of 4-μF to 1000-μF effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

### 8.2.2.4 Loop Stability, Feedforward Capacitor Selection

When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop can be unstable.


The load transient response is another approach to check the loop stability. During the load transient recovery time,  $V_{OUT}$  can be monitored for settling time, overshoot or ringing that helps judge the stability of the converters. Without any ringing, the loop has usually more than 45° of phase margin.

A feedforward capacitor (C3 in the [図 8-2](#)) in parallel with R1 induces a pair of zero and pole in the loop transfer function. By setting the proper zero frequency, the feedforward capacitor can increase the phase margin to improve the loop stability. For large output capacitance more than 40  $\mu$ F application, TI recommends a feedforward capacitor to set the zero frequency ( $f_{FFZ}$ ) to 1 kHz. As for the input voltage lower than 1-V application, TI recommends to use the effective output capacitance is about 100  $\mu$ F and set the zero frequency ( $f_{FFZ}$ ) to 1 kHz. The value of the feedforward capacitor can be calculated by [式 10](#).

$$C3 = \frac{1}{2\pi \times f_{FFZ} \times R1} \quad (10)$$

where

- R1 is the resistor between the VOUT pin and FB pin
- $f_{FFZ}$  is the zero frequency created by the feedforward capacitor



**図 8-2. TLV61070A Circuit With Feedforward Capacitor**

### 8.2.2.5 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are excellent choices for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10- $\mu$ F input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. In this circumstance, place additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between the ceramic input capacitor and the power source to reduce ringing that can occur between the inductance of the power source leads and ceramic input capacitor.

### 8.2.3 Application Curves




图 8-3. Switching Waveform at Heavy Load




图 8-4. Switching Waveform at Light Load




图 8-5. Start-Up Waveform




图 8-6. Shutdown Waveform




图 8-7. Load Transient






图 8-8. Line Transient




$V_{IN} = 3.6 \text{ V}, V_{OUT} = 5 \text{ V}, I_{OUT} = 0 \text{ A to } 1.5 \text{ A Sweep}$

**図 8-9. Load Sweep**




$V_{IN} = 0 \text{ V to } 4.35 \text{ V Sweep}, V_{OUT} = 5 \text{ V, } 250 \text{ mA load current}$

**図 8-10. Line Sweep**



$V_{IN} = 3.6 \text{ V}, V_{OUT} = 5 \text{ V}, I_{OUT} = 250 \text{ mA}$

**図 8-11. Output Short Protection (Entry)**



$V_{IN} = 3.6 \text{ V}, V_{OUT} = 5 \text{ V}, I_{OUT} = 250 \text{ mA}$

**図 8-12. Output Short Protection (Recover)**

### 8.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 0.5 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100  $\mu\text{F}$ . Output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TLV61070A.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high-peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to the ground pin of the IC.

The feedback divider should be placed as close as possible to the ground pin of the IC. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

#### 8.4.2 Layout Example




图 8-13. PCB Layout

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV61070ADBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2N5F
TLV61070ADBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2N5F

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE OUTLINE

DBV0006A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月