





参考資料

# TPL5110-Q1 電力ゲーティング用 AEC-Q100 Nano-Power システム・タイマ

## 1 特長

- 車載アプリケーション向けに認定済み
- 下記内容で AEC-Q100 認定済み:
  - デバイス温度グレード 1:-40°C~125°Cの動作時 周囲温度範囲
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C5
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- 消費電流:2.5V で 35nA (標準値)
- 電源電圧:1.8V~5.5V
- 時間間隔を選択可能:100ms~7200s
- タイマ精度:1% (標準値)
- 時間間隔を抵抗で選択可能:
- 手動での MOSFET パワーオン
- ワンショット機能
- TPL5x10Q ファミリの AEC-Q100 Nano-Power シス テム・タイマ:
  - TPL5010-Q1:ウォッチドッグ機能、プログラム可能 な遅延範囲
  - TPL5110-Q1:MOSドライバ、プログラム可能な遅 延範囲、ワンショット機能

# 2 アプリケーション

- 電気自動車 (EV)
- バッテリ駆動システム
- クラッチ・アクチュエータ回路
- 車のドア・ハンドル回路
- スマート・キー
- リモート電流センサ
- 侵入者検出


## 3 概要

TPL5110-Q1 Nano タイマは低消費電力で AEC-Q100 認定済みのタイマで、MOSFETドライバが内蔵されてお り、デューティ・サイクル制御またはバッテリ駆動のアプリケ ーションでの電力ゲーティングに最適です。TPL5110-Q1 の消費電力はわずか 35nA で、スリープ時に電源ラインを イネーブルすることができ、システム全体のスタンバイ電流 を劇的に減らします。この電力削減により、バッテリを大幅 に小型化できるため、環境発電やワイヤレス・センサ・アプ リケーションに適しています。 TPL5110-Q1 はタイミング・イ ンターバルを 100ms~7200s の範囲で選択でき、電力ゲ ーティング・アプリケーション用に設計されています。さら に、TPL5110-Q1 には独自のワンショット機能があり、タイ マは MOSFET に 1 サイクルだけ電力を供給します。 TPL5110-Q1 は 6 ピン SOT23 パッケージで供給されま す。

## 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPL5110-Q1	SOT23 (6)	3.00mm × 3.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



アプリケーション概略回路図



## **Table of Contents**

1 特長	1	7.4 Device Functional Modes	9
2 アプリケーション		7.5 Programming	11
3 概要		8 Application and Implementation	
4 Revision History		8.1 Application Information	17
5 Pin Configuration and Functions		8.2 Typical Application	17
6 Specifications		9 Power Supply Recommendations	18
6.1 Absolute Maximum Ratings		10 Layout	19
6.2 ESD Ratings		10.1 Layout Guidelines	19
6.3 Recommended Operating Ratings		10.2 Layout Example	19
6.4 Thermal Information		11 Device and Documentation Support	20
6.5 Electrical Characteristics		11.1 Receiving Notification of Documentation Up	odates <mark>20</mark>
6.6 Timing Requirements		<b>11.2</b> サポート・リソース	<mark>2</mark> 0
6.7 Typical Characteristics		11.3 Trademarks	<mark>2</mark> 0
7 Detailed Description		11.4 Electrostatic Discharge Caution	<mark>20</mark>
7.1 Overview		11.5 Glossary	<mark>20</mark>
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	<mark>2</mark> 1
•			

# **4 Revision History**

Changes from Revision * (February 2017) to Revision A (September 2021)	Page
• 「 <i>特長</i> 」セクションに機能安全の箇条書き項目を追加	



# **Device Comparison Table**

# 表 5-1. TPL5x10Q Family of AEC-Q100 Nano- Power System Timers

PART NUMBER	SUPPLY CURRENT (Typ)	SPECIAL FEATURES
		Low Power Timer
TPL5010-Q1	35 nA	Watchdog Function
TFE5010-Q1	35 TIA	Programmable Delay Range
		Manual Reset
		Low Power Timer
		MOS-Driver
TPL5110-Q1	35 nA	Programmable Delay Range
		Manual Reset
		One-Shot Feature



# **5 Pin Configuration and Functions**




図 5-1. SOT-23 6-Lead DDC Top View

表 5-1. Pin Functions

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION	APPLICATION INFORMATION		
NO.	NAME	IIPE(*/	DESCRIPTION	AFFLICATION INFORMATION		
1	VDD	Р	Supply voltage			
2	GND	G	Ground			
3	DELAY/ M_DRV	I	Time interval set and manual MOSFET Power ON	Resistance between this pin and GND is used to select the time interval. The manual MOSFET power ON switch is also connected to this pin.		
4	DONE	I	Logic Input for watchdog functionality	Digital signal driven by the $\mu C$ to indicate successful processing.		
5	DRV	0	Power Gating output signal generated every t <sub>IP</sub>	The Gate of the MOSFET is connected to this pin. When DRV = LOW, the MOSFET is ON.		
6	EN/ ONE_SHOT	I	Selector of mode of operation	When EN/ONE_SHOT = HIGH, the TPL5110-Q1 works as a TIMER. When EN/ONE_SHOT = LOW, the TPL5110-Q1 turns on the MOSFET one time for the programmed time interval. The next power on of the MOSFET is enabled by the manual power ON.		

(1) G= Ground, P= Power, O= Output, I= Input.

Submit Document Feedback

## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage (VDD-GND)	-0.3	6.0	V
Input voltage at any pin <sup>(3)</sup>	-0.3	VDD + 0.3	V
Input Current on any pin	-5	+5	mA
Storage temperature, T <sub>stg</sub>	-65	150	°C
Junction temperature, TJ <sup>(2)</sup>		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The maximum power dissipation is a function of T<sub>J</sub>(MAX), θJA, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T<sub>J</sub>(MAX) T<sub>A</sub>)/ θJA. All numbers apply for packages soldered directly onto a PC board.
- (3) The voltage between any two pins should not exceed 6V.

## 6.2 ESD Ratings

				VALUE	UNIT
		Electrostatic discharge	Human Body Model, per AEC Q100-002 <sup>(1)</sup>	±2000	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	(ESD)	Liectiostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	'

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with ANSI/ESDA/JADEC JS-001 specification.

## 6.3 Recommended Operating Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	1.8	5.5	V
Temperature Range	-40	125	°C

## **6.4 Thermal Information**

	THERMAL METRIC(1)		
			UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	163	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	57	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.5 Electrical Characteristics

Specifications are for T<sub>A</sub>= 25°C, VDD-GND=2.5 V, unless otherwise stated. (1)

	PARAMETER	TEST COND	DITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER SUF	PLY						
IDD	Supply current <sup>(4)</sup>	Operation mode			35	50	nA
		Digital conversion of e (Rext)	xternal resistance		200	400	μA
TIMER							1
t <sub>IP</sub>	Time interval Period <sup>(5)</sup>	1650 selectable Time	Min time interval		100		ms
		intervals	Max time interval		7200		s
	Time interval Setting Accuracy <sup>(7)</sup>	Excluding the precisio	n of Rext		±0.6%		
	Time interval Setting Accuracy over supply voltage	1.8V ≤ VDD ≤ 5.5V			±25		ppm/V
tosc	Oscillator Accuracy			-0.5%		0.5%	
	Oscillator Accuracy over temperature <sup>(5)</sup>	-40°C ≤ T <sub>A</sub> ≤ 125°C			150		ppm/°C
	Oscillator Accuracy over supply voltage <sup>(5)</sup>	1.8V ≤ VDD ≤ 5.5V			±0.4		%/V
	Oscillator Accuracy over life time <sup>(6)</sup>				±0.24%		
t <sub>DONE</sub>	Minimum DONE Pulse width (5)				100		ns
t <sub>DRV</sub>	DRV Pulse width	DONE signal not rece	ived		t <sub>IP</sub> –50ms		
t_Rext	Time to convert Rext (5)				100		ms
DIGITAL LO	GIC LEVELS						
VIH	Minimum Logic High Threshold DONE pin				0.7xVDD		V
VIL	Maximum Logic Low Threshold DONE pin				0.3xVDD		V
\/OLI	Laria sutant High Land DDV air	lout = 100 μA		VDD-0.3			V
VOH	Logic output High Level DRV pin	lout = 1 mA		VDD-0.7			V
VOL	Logic output Low Lovel DBV siz	lout = -100 μA				0.3	V
VOL	Logic output Low Level DRV pin	lout = −1 mA				0.7	V
$VIH_{M\_DRV}$	Minimum Logic High Threshold DELAY/M_DRV pin (5)				1.5		V

- (1) Electrical Characteristics Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (4) The supply current excludes load and pull-up resistor current. Input pins are at GND or VDD.
- (5) This parameter is specified by design and/or characterization and is not tested in production.
- (6) Operational life time test procedure equivalent to 10 years.
- (7) The accuracy for time interval settings below 1second is ±100ms.

Submit Document Feedback



## 6.6 Timing Requirements

			MIN <sup>(3)</sup> NOM <sup>(4)</sup> MAX <sup>(3)</sup>	UNIT
tr <sub>DRV</sub>	Rise Time DRV <sup>(2)</sup>	Capacitive load 50 pF	50	ns
tf <sub>DRV</sub>	Fall Time DRV <sup>(2)</sup>	Capacitive load 50 pF	50	ns
tD <sub>DONE</sub>	DONE to DRV delay	Min delay <sup>(1)</sup>	100	ns
		Max delay (1)	t <sub>DRV</sub>	
t <sub>M_DRV</sub>	Minimum Valid manual MOSFET Power ON	Observation time 30ms	20	ms
t <sub>DB</sub>	De-bounce manual MOSFET Power ON		20	ms

- (1) from DRV falling edge.
- (2) This parameter is specified by design and/or characterization and is not tested in production.
- (3) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (4) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.





図 6-1. TPL5110-Q1 Timing



## **6.7 Typical Characteristics**



## 7 Detailed Description


#### 7.1 Overview

The TPL5110-Q1 is a timer with power gating feature. It is ideal for use in power-cycled applications and provides selectable timing from 100ms to 7200s.

Once configured in timer mode (EN/ONE\_SHOT= HIGH) the TPL5110-Q1 periodically sends out a DRV signal to a MOSFET to turn on the  $\mu$ C. If the  $\mu$ C replies with a DONE signal within the programmed time interval ( $t_{DRV}$ ) the TPL5110-Q1 turns off the  $\mu$ C, otherwise the TPL5110-Q1 keeps the  $\mu$ C in the on state for a time equal to  $t_{DRV}$ .

The TPL5110-Q1 can work also in a one-shot mode (EN/ONE\_SHOT= LOW). In this mode the DRV signal is sent out just one time at the power on of the TPL5110-Q1 to turn on the  $\mu$ C. If the  $\mu$ C replies with a DONE signal within the programmed time interval ( $t_{DRV}$ ) the TPL5110-Q1 turns off the  $\mu$ C, otherwise the TPL5110-Q1 keeps the  $\mu$ C in the on state for a time equal to  $t_{DRV}$ .

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

The TPL5110-Q1 implements a periodical power gating feature or one shot power gating according to the EN/ ONE\_SHOT voltage. A manual MOSFET Power ON function is realized by momentarily pulling the DELAY/ M DRV pin to VDD.

#### 7.3.1 DRV

The gate of the MOSFET is connected to the DRV pin. When DRV= LOW, the MOSFET is turned ON. The pulse generated at DRV is equal to the selected time interval period, minus 50ms. It is shorter in the case of a DONE signal received from the  $\mu$ C. If the DONE signal is not received within the programmed time interval (minus 50ms), the DRV signal will be high for the last 50ms of the time interval in order to turn off the MOSFET before the next cycle starts.

The default value (after resistance reading) is HIGH. The signal is sent out from the TPL5110-Q1 when the programmed time interval starts. When the DRV is LOW, the manual power ON signal is ignored.

## **7.3.2 DONE**

The DONE pin is driven by a  $\mu$ C to signal that the  $\mu$ C is working properly. The TPL5110-Q1 recognizes a valid DONE signal as a low to high transition; if two or more DONE signals are received within the time interval, only the first DONE signal is processed. The minimum DONE signal pulse length is 100ns. When the TPL5110-Q1 receives the DONE signal it asserts DRV logic HIGH.

#### 7.4 Device Functional Modes

#### 7.4.1 Start-Up

During start-up, after POR, the TPL5110-Q1 executes a one-time measurement of the resistance attached to the DELAY/M\_DRV pin in order to determine the desired time interval for DRV. This measurement interval is  $t_{R\_EXT}$ . During this measurement a constant current is temporarily flowing into  $R_{EXT}$ .

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

Once the reading of the external resistance is completed the TPL5110-Q1 enters automatically in one of the 2 modes according to the EN/ONE\_SHOT value. The EN/ONE\_SHOT pin must be hard wired to GND or VDD according to the required mode of operation.




図 7-1. Start-Up - Timer Mode

#### 7.4.2 Timer Mode

During timer mode (EN/ONE\_SHOT = HIGH), the TPL5110-Q1 asserts periodic DRV pulses according to the programmed time interval. The length of the DRV pulses is set by the receiving of a DONE pulse from the uC. See  $\boxtimes$  7-1.

#### 7.4.3 One-Shot Mode

During one-shot mode (EN/ONE\_SHOT = LOW), the TPL5110-Q1 generates just one pulse at the DRV pin which lasts according to the programmed time interval. In one-shot mode, other DRV pulses can be triggered using the DELAY/M\_DRV pin. If a valid manual power ON occurs when EN/ONE\_SHOT is LOW, the TPL5110-Q1 generates just one pulse at the DRV pin. The duration of the pulse is set by the programmed time interval. Also in this case, if a DONE signal is received within the programmed time interval (minus 50ms), the MOSFET connected to the DRV pin is turned off. See  $\boxtimes$  7-2 and  $\boxtimes$  7-3.




図 7-2. Start-Up One-Shot Mode, (DONE Received Within t<sub>IP</sub>)




図 7-3. Start-Up One-Shot Mode, (No DONE Received Within t<sub>IP</sub>)

## 7.5 Programming

## 7.5.1 Configuring the Time Interval with the DELAY/M\_DRV Pin

#### 7.5.2 Manual MOSFET Power ON Applied to the DELAY/M\_DRV Pin

If VDD is connected to the DELAY/M\_DRV pin, the TPL5110-Q1 recognizes this as a manual MOSFET Power ON condition. In this case the time interval is not set. If the manual MOSFET Power ON is asserted during the POR or during the reading procedure, the reading procedure is aborted and is re-started as soon as the manual MOSFET Power ON switch is released. A pulse on the DELAY/M\_DRV pin is recognized as a valid manual MOSFET Power ON only if it lasts at least 20ms (observation time is 30ms). The manual MOSFET Power ON may be implemented using a switch (momentary mechanical action).

If the DRV is already LOW (MOSFET ON) the manual MOSFET Power ON is ignored.




図 7-4. Manual MOSFET Power ON in Timer Mode






図 7-5. Manual MOSFET Power ON in One-Shot Mode

#### 7.5.2.1 DELAY/M DRV

A resistance in the range between  $500\Omega$  and  $170k\Omega$  must to be connected to the DELAY/M\_DRV pin in order to select a valid time interval. At the POR and during the reading of the resistance, the DELAY/M\_DRV is connected to an analog signal chain through a mux. After the reading of the resistance, the analog circuit is switched off and the DELAY/M\_DRV is connected to a digital circuit.

In this state, a logic HIGH applied to the DELAY/M\_DRV pin is interpreted by the TPL5110-Q1 as a manual power ON. The manual power ON detection is provided with a de-bounce feature (on both edges) which makes the TPL5110-Q1 insensitive to the glitches on the DELAY/M DRV.

The M\_DRV must stay high for at least 20ms to be valid. Once a valid signal at DELAY/M\_DRV is understood as a manual power on, the DRV signal will be asserted in the next 10ms. Its duration will be according to the programmed time interval (minus 50ms), or less if the DONE is received.

A manual power ON signal resets all the counters. The counters will restart as soon as a valid manual power ON signal is recognized and the signal at DELAY/M\_DRV pin is asserted LOW. Due to the asynchronous nature of the manual power ON signal and its arbitrary duration, the LOW status of the DRV signal may be affected by an uncertainty of about ±5ms.

An extended assertion of a logic HIGH at the DELAY/M\_DRV pin will turn on the MOSFET for a time longer than the programmed time interval. DONE signals received while the DELAY/M\_DRV is HIGH are ignored. If the DRV is already LOW (MOSFET ON) the manual power ON is ignored.

## 7.5.2.2 Circuitry

The manual Power ON may be implemented using a switch (momentary mechanical action). The TPL5110-Q1 offers 2 possible approaches according to the power consumption constraints of the application.

Submit Document Feedback






図 7-6. Manual MOSFET Power ON with SPST Switch

For use cases that do not require the lowest power consumption, using a single pole single throw switch may offer a lower cost solution. The DELAY/M\_DRV pin may be directly connected to VDD with  $R_{\text{EXT}}$  in the circuit. The current drawn from the supply voltage during the manual power ON is given by VDD/ $R_{\text{EXT}}$ .




図 7-7. Manual MOSFET Power ON with SPDT Switch

The manual MOSFET Power ON function may also be asserted by switching DELAY/M\_DRV from R<sub>EXT</sub> to VDD using a single pole double throw switch, which will provide a lower power solution for the manual power ON, because no current flows.

#### 7.5.3 Selection of the External Resistance

In order to set the time interval, the external resistance R<sub>EXT</sub> is selected according the following formula:

$$R_{EXT} = 100 \left( \frac{-b + \sqrt{b^2 - 4a(c - 100 T)}}{2a} \right)$$
 (1)

#### Where:

- T is the desired time interval in seconds.
- $R_{EXT}$  is the resistance value to use in  $\Omega$ .
- a,b,c are coefficients depending on the range of the time interval.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



## 表 7-1. Coefficients for 式 1

SET	Time Interval Range (s)	а	b	С
1	1 <t≤ 5<="" td=""><td>0.2253</td><td>-20.7654</td><td>570.5679</td></t≤>	0.2253	-20.7654	570.5679
2	5 <t≤ 10<="" td=""><td>-0.1284</td><td>46.9861</td><td>-2651.8889</td></t≤>	-0.1284	46.9861	-2651.8889
3	10 <t≤ 100<="" td=""><td>0.1972</td><td>-19.3450</td><td>692.1201</td></t≤>	0.1972	-19.3450	692.1201
4	100 <t≤ 1000<="" td=""><td>0.2617</td><td>-56.2407</td><td>5957.7934</td></t≤>	0.2617	-56.2407	5957.7934
5	T> 1000	0.3177	-136.2571	34522.4680

#### **EXAMPLE**

Required time interval: 8s

The coefficient set to be selected is the number 2. The formula becomes

$$R_{EXT} = 100 \left( \frac{46.9861 - \sqrt{46.9861^2 + 4*0.1284(-2561.8889 - 100*8)}}{2*0.1284} \right)$$
 (2)

The resistance value is 10.18 k $\Omega$ .

The following Look-Up-Tables contain example values of t<sub>IP</sub> and their corresponding value of R<sub>EXT</sub>.

#### 表 7-2. First 9 Time Intervals

X 7-2.1 list 3 line littervals									
t <sub>IP</sub> (ms)	Resistance (Ω)	Closest real value (Ω)	Parallel of two 1% tolerance resistors, $(k\Omega)$						
100	500	500	1.0 // 1.0						
200	1000	1000	-						
300	1500	1500	2.43 // 3.92						
400	2000	2000	-						
500	2500	2500	4.42 // 5.76						
600	3000	3000	5.36 // 6.81						
700	3500	3500	4.75 // 13.5						
800	4000	4000	6.19 // 11.3						
900	4500	4501	6.19 // 16.5						

#### 表 7-3. Most Common Time Intervals Between 1s to 2h

t <sub>IP</sub>	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, $(k\Omega)$
1s	5.20	5.202	7.15 // 19.1
2s	6.79	6.788	12.4 // 15.0
3s	7.64	7.628	12.7// 19.1
4s	8.30	8.306	14.7 // 19.1
5s	8.85	8.852	16.5 // 19.1
6s	9.27	9.223	18.2 // 18.7
7s	9.71	9.673	19.1 // 19.6
8s	10.18	10.180	11.5 // 8.87
9s	10.68	10.68	17.8 // 26.7
10s	11.20	11.199	15.0 // 44.2
20s	14.41	14.405	16.9 // 97.6
30s	16.78	16.778	32.4 // 34.8
40s	18.75	18.748	22.6 // 110.0

Product Folder Links: TPL5110-Q1

# INSTRUMENTS

表 7-3. Most	Common	Time Interva	ls Between	1s to 2h	(continued)
AX I -J. IVIUSL		THILE HILEIVA	IS DELWEEL	13 10 211	(COIILIIIU <del>C</del> U)

t <sub>IP</sub>	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, (kΩ)
50s	20.047	20.047	28.7 // 66.5
1min	22.02	22.021	40.2 // 48.7
2min	29.35	29.349	35.7 // 165.0
3min	34.73	34.729	63.4 // 76.8
4min	39.11	39.097	63.4 // 102.0
5min	42.90	42.887	54.9 // 196.0
6min	46.29	46.301	75.0 // 121.0
7min	49.38	49.392	97.6 // 100.0
8min	52.24	52.224	88.7 // 127.0
9min	54.92	54.902	86.6 // 150.0
10min	57.44	57.437	107.0 // 124.0
20min	77.57	77.579	140.0 // 174.0
30min	92.43	92.233	182.0 // 187.0
40min	104.67	104.625	130.0 // 536.00
50min	115.33	115.331	150.0 // 499.00
1h	124.91	124.856	221.0 // 287.00
1h30min	149.39	149.398	165.0 // 1580.0
2h	170.00	170.00	340.0 // 340.0

#### 7.5.4 Quantization Error

The TPL5110-Q1 can generate 1650 discrete timer intervals in the range of 100ms to 7200s. The first 9 intervals are multiples of 100ms. The remaining 1641 intervals cover the range between 1s to 7200s. Because they are discrete intervals, there is a quantization error associated with each value.

The quantization error can be evaluated according to the following formula:

$$Err = 100 \frac{\left(T_{DESIRED} - T_{ADC}\right)}{T_{DESIRED}} \tag{3}$$

Where:

$$T_{ADC} = INT \left[ \frac{1}{100} \left( a \frac{R_D^2}{100^2} + b \frac{R_D}{100} + c \right) \right]$$
 (4)

$$R_D = INT \left[ \frac{R_{EXT}}{100} \right] \tag{5}$$

 $R_{EXT}$  is the resistance calculated with  $\pm 1$  and a,b,c are the coefficients of the equation listed in  $\pm 7-1$ .

#### 7.5.5 Error Due to Real External Resistance

R<sub>FXT</sub> is a theoretical value and may not be available in standard commercial resistor values. It is possible to closely approach the theoretical R<sub>FXT</sub> using two or more standard values in parallel. However, standard values are characterized by a certain tolerance. This tolerance will affect the accuracy of the time interval.

The accuracy can be evaluated using the following procedure:

- 1. Evaluate the min and max values of  $R_{EXT}$  ( $R_{EXT-MIN}$ ,  $R_{EXT-MAX}$  with  $\pm$  1 using the selected commercial resistance values and their tolerances.
- 2. Evaluate the time intervals ( $T_{ADC\_MIN}[R_{EXT\_MIN}]$ ,  $T_{ADC\_MAX}[R_{EXT\_MAX}]$ ) with  $\pm 4$ .



3. Find the errors using  $\pm$  3 with T<sub>ADC MIN</sub>, T<sub>ADC MAX</sub>.

The results of the formula indicate the accuracy of the time interval.

The example below illustrates the procedure.

- Desired time interval , T\_desired = 600s,
- Required R<sub>EXT</sub>, from 式 1, R<sub>EXT</sub>= 57.44kΩ.

From  $\frac{1}{2}$  7-3, R<sub>EXT</sub> can be built with a parallel combination of two commercial values with 1% tolerance: R1=107kΩ, R2=124kΩ. The uncertainty of the equivalent parallel resistance can be found using:

$$uR_{\parallel} = R_{\parallel} \sqrt{\left(\frac{u_{R1}}{R1}\right)^2 + \left(\frac{u_{R2}}{R2}\right)^2}$$
 (6)

Where uRn (n=1,2) represent the uncertainty of a resistance,

$$u_{R_n} = Rn \frac{Tolerance}{\sqrt{3}} \tag{7}$$

The uncertainty of the parallel resistance is 0.82%, meaning the value of  $R_{EXT}$  may range between  $R_{EXT\_MIN}$  = 56.96 k $\Omega$  and  $R_{EXT\_MAX}$  = 57.90 k $\Omega$ .

Using these value of  $R_{EXT}$ , the digitized timer intervals calculated with  $\pm$  4 are respectively  $T_{ADC\_MIN}$  = 586.85 s and  $T_{ADC\_MAX}$  = 611.3 s, giving an error range of -1.88% / +2.19%. The asymmetry of the error range is due to the quadratic transfer function of the resistance digitizer.

Submit Document Feedback

## 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

In battery powered applications one design constraint is the need for low current consumption. The TPL5110-Q1 is suitable in applications where there is a need to monitor environmental conditions at a fixed time interval. Often in these applications a watchdog or other internal timer in a  $\mu$ C is used to implement a wakeup function. Typically, the power consumption of these functions is not optimized. Using the TPL5110-Q1 to implement a periodical power gating of the  $\mu$ C or of the entire system the current consumption will be only tens of nA.

## 8.2 Typical Application

The TPL5110-Q1 can be used in environment sensor nodes such as humidity and temperature sensor node. The sensor node has to measure the humidity and the temperature and transmit the data through a low power RF micro such as the CC2531. Since the temperature and the humidity in home application do not change so fast, the measurement and the transmission of the data can be done at very low rate, such as every 30 seconds. The RF micro should spend most of the time in counting the elapsed time, but using the TPL5110-Q1 it is possible to complete turn off the RF micro and extend the battery life. The TPL5110-Q1 will turn on the RF micro when the programmed time interval elapses or for debug purpose with the manual MOSFET Power ON switch.




図 8-1. Sensor Node

#### 8.2.1 Design Requirements

The Design is driven by the low current consumption constraint. The data are usually acquired on a rate which is in the range between 30s and 60s. The highest necessity is the maximization of the battery life. The TPL5110-Q1 helps achieve this goal because it allows turning off the RF micro.

#### 8.2.2 Detailed Design Procedure

When the focal constraint is the battery life, the selection of a low power voltage regulator and low leakage MOSFET to power gate the  $\mu$ C is mandatory. The first step in the design is the calculation of the power consumption of each device in the different mode of operations. An example is the HDC1000, in measurement mode the RF micro is in normal operation and transmission. The different modes offer the possibility to select the appropriate time interval which respect the application constraint and maximize the life of the battery.



## 8.2.3 Application Curve




図 8-2. Effect of TPL5110-Q1 on Current Consumption

# 9 Power Supply Recommendations

The TPL5110-Q1 requires a voltage supply within 1.8 V and 5.5 V. A multilayer ceramic bypass X7R capacitor of  $0.1\mu F$  between VDD and GND pin is recommended.

## 10 Layout

## 10.1 Layout Guidelines

The DELAY/M\_DRV pin is sensitive to parasitic capacitance. It is suggested that the traces connecting the resistance on this pin to GROUND be kept as short as possible to minimize parasitic capacitance. This capacitance can affect the initial set up of the time interval. Signal integrity on the DRV pin is also improved by keeping the trace length between the TPL5110-Q1 and the gate of the MOSFET short to reduce the parasitic capacitance. The EN/ONE\_SHOT needs to be tied to GND or VDD with short traces.

## 10.2 Layout Example




図 10-1. Layout



## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: TPL5110-Q1



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 18-May-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPL5110QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	13ZX	Samples
TPL5110QDDCTQ1	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	13ZX	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 18-May-2022

#### OTHER QUALIFIED VERSIONS OF TPL5110-Q1:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

www.ti.com 29-Oct-2021

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL5110QDDCRQ1	SOT- 23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPL5110QDDCTQ1	SOT- 23-THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 29-Oct-2021




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL5110QDDCRQ1	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0
TPL5110QDDCTQ1	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated