








TPS1HC100-Q1

JAJSJE1A - JULY 2021 - REVISED DECEMBER 2021

TPS1HC100-Q1 100mQ、2.5A シングルチャネル車載用スマート・ハイサイド・ スイッチ

# 1 特長

- 12V 車載システム向け、包括的な診断機能搭載、シン グルチャネル・スマート・ハイサイド・パワー・スイッチ
  - オープン・ドレインのステータス出力
  - 電流センス・アナログ出力
- 広い動作電圧範囲:3~28V
- 低いスタンバイ電流:85℃ で 0.5µA 未満
- 動作時接合部温度範囲:-40~150℃
- 1.8V、3.3V、5V のロジック互換
- フォルト検出電圧スケーリングによる ADC 保護
- プログラム可能な電流制限:1.9Aのとき±18%の精度
- 高精度の電流センス:1A で ±6%
- 保護
  - 過負荷および短絡保護
  - 誘導性負荷の負電圧クランプ
  - 低電圧誤動作防止 (UVLO) 保護
  - 自己回復可能なサーマル・シャットダウンおよびス イング
  - GND 喪失、電源喪失保護
  - 外付け部品を使ったバッテリ逆極性保護
- 診断機能
  - オンおよびオフ状態における出力の開放負荷とバ ッテリ短絡の検出
  - 過負荷およびグランドへの短絡の検出
  - サーマル・シャットダウンおよびスイング検出
- 認定:
  - AEC-Q100 車載グレード 1 温度認定済み
  - 機能安全対応
    - 機能安全システムの設計に役立つ資料を利用 可能
  - AECQ100-12 グレード A に従ってテスト済み、 100 万回の GND 短絡テスト
  - 過渡電圧耐性に対する ISO7637-2 および ISO16750-2 認証
- 熱特性強化型 14 ピン PWP パッケージ



# 2 アプリケーション

- 車載ディスプレイ・モジュール
- ADAS モジュール
- コンフォート・シート・モジュール
- HVAC (エアコン) 制御モジュール
- ボディ・コントロール・モジュール

# 3 説明


**TPS1HC100-Q1** デバイスは、各種の保護機能を搭載し たハイサイド・パワー・スイッチで、NMOS パワー FET とチ ャージ・ポンプを内蔵して、各種負荷をインテリジェントに 制御することを目標にしています。高精度の電流センスと プログラマブル電流制限機能により、市場での差別化に 役立ちます。

入力ピンのロジック HIGH スレッショルド (V<sub>IH</sub>) が 1.5V と 低いため、1.8V の MCU GPIO 信号 を使用できます。 電 流検出精度が高いため、追加キャリブレーションなしでも、 より効果的なリアルタイム監視とより正確な診断が可能で す。外付け抵抗による高精度電流制限機能を備えている ので、アプリケーションに応じた電流制限値を設定できま す。本デバイスは、スタートアップまたは短絡状態時に突 入電流を効果的にクランプすることで、システムの信頼性 を大きく向上させます。TPS1HC100-Q1 デバイスは、ワッ ト数の低い電球、LED、リレー、ソレノイド、ヒーターなど、 幅広い種類の抵抗性、誘導性、容量性負荷のためのハイ サイド・パワー・スイッチとして使用できます。

#### **製品情報**<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)						
TPS1HC100-Q1	HTSSOP (14)	4.40mm × 5.00mm						

利用可能なすべてのパッケージについては、このデータシートの (1)末尾にある注文情報を参照してください。



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。





# **Table of Contents**

1	特長	1
2	アプリケーション	1
	説明	
4	Revision History	<mark>2</mark>
5	Pin Configuration and Functions	3
	5.1 Recommended Connections for Unused Pins	
6	Specifications	5
	6.1 Absolute Maximum Ratings	<mark>5</mark>
	6.2 ESD Ratings	<mark>5</mark>
	6.3 Recommended Operating Conditions	<mark>5</mark>
	6.4 Thermal Information	<mark>6</mark>
	6.5 Electrical Characteristics	<mark>6</mark>
	6.6 SNS Timing Characteristics	
	6.7 Switching Characteristics	9
	6.8 Typical Characteristics	
7	Parameter Measurement Information	16
8	Detailed Description	18
	8.1 Overview	18
	8.2 Functional Block Diagram	19

8.3 Feature Description	19
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
11.3 Thermal Considerations	
12 Device and Documentation Support.	
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates.	
<b>12.3</b> サポート・リソース	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	. 49

# **4 Revision History**


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Page

• ステータスを「事前情報」から「量産データ」に変更......1



# **5** Pin Configuration and Functions





### 表 5-1. Pin Functions

over operating free-air temperature range (unless otherwise noted)

P	N	ТҮРЕ	DESCRIPTION
NO.	NAME		DESCRIPTION
1	GND	Power	Ground of device. Connect to resistor-diode ground network to have reverse battery protection.
2	EN	I	Input control for channel activation
3	DIAG_EN	I	Enable-disable pin for diagnostics, internal pulldown
4	FAULT	0	Open drain global fault output. Referred to FAULT, FLT, or fault pin.
5	LATCH	I	Thermal shutdown behavior, latch off or auto retry, internal pull down
6	SNS	0	Output corresponding sense value based on sense ratio
7	ILIM	0	Adjustable current limit. Short to ground or leave floating if external current limit is not used.
8, 11, 14	NC	N/A	No internal connection
9, 10	VOUT	Power	Output of high side switch, connected to load
12, 13	VBB	Power	Power supply
Thermal Pad	Pad	—	Thermal Pad, internally shorted to ground



## **5.1 Recommended Connections for Unused Pins**

The TPS1HC100-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1-kΩ resistor	Analog sense is not available.
LATCH	Float or ground through R <sub>PROT</sub> resistor	With LATCH unused, the device auto-retries after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM	Float	If the ILIM pin is left floating, the device is set to the default internal current- limit threshold.
DIA_EN Float or ground through resistor		With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.
FAULT	Float	Open drain FAULT signal is not able to be used

## 表 5-2. Connections For Optional Pins



# **6** Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Maximum continuous supply voltage, $V_{BB}$			28	V
Load dump voltage, V <sub>LD</sub>	ISO16750-2:2010(E)		36	V
Reverse Polarity Voltage	Maximum duration 3 minutes	-18		V
nable pin current, I <sub>EN</sub>		-1	20	mA
Enable pin voltage, V <sub>EN</sub>		-1	7	V
Diagnostic Enable pin current, I <sub>DIA_EN</sub>		-1	20	mA
Diagnostic Enable pin voltage, V <sub>DIA_EN</sub>		-1	7	V
Sense pin current, I <sub>SNS</sub>		-100	10	mA
Sense pin voltage, V <sub>SNS</sub>		-1	5.5	V
Latch pin current, I <sub>LATCH</sub>		-1	10	mA
Latch pin voltage, V <sub>LATCH</sub>		-1	7	V
FLT pin current, I <sub>FLT</sub>		-30	10	mA
FLT pin voltage, V <sub>FLT</sub>		-0.3	7	V
Reverse ground current, I <sub>GND</sub>	V <sub>BB</sub> < 0 V		-50	mA
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 Classification Level H2 <sup>(2)</sup>	All pins except VS and VOUT	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge <sup>(1)</sup>	Human-body model (HBM), per AEC Q100-002 Classification Level H3A <sup>(2)</sup>	VS and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011 Classification Level C5	All pins	±750	

(1) All ESD strikes are with reference from the pin mentioned to GND

(2) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>VBB_NOM</sub>	Nominal supply voltage <sup>(1)</sup>	3.5	18	V
V <sub>VBB_EXT</sub>	Extended supply voltage <sup>(2)</sup>	2.6	28	V
V <sub>VBB_SC</sub>	Short circuit supply voltage capability		28	V
V <sub>EN</sub>	Enable voltage	-1	5.5	V
V <sub>DIA_EN</sub>	Diagnostic Enable voltage	-1	5.5	V
V <sub>LATCH</sub>	Latch voltage	-1	5.5	V
V <sub>SNS</sub>	Sense voltage	-1	7	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

(1) All operating voltage conditions are measured with respect to device GND



(2) Device will function within extended operating range, however some timing parametric values might not apply. See the respective sections for what voltages are used. Additionally more explanation can be found in *Power Supply Recommendations* 

# 6.4 Thermal Information

		TPS1HC100-Q1	WP (HTSSOP)         UNIT           14 PINS         °C/W           42.6         °C/W           34.7         °C/W           13.8         °C/W           0.7         °C/W           14.0         °C/W
THERMAL METRIC <sup>(1) (2)</sup> PWP $R_{\theta JA}$ Junction-to-ambient thermal resistance       C $R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance       C $R_{\theta JB}$ Junction-to-board thermal resistance       C $\psi_{JT}$ Junction-to-top characterization parameter       C $\psi_{JB}$ Junction-to-board characterization parameter       C	PWP (HTSSOP)	UNIT	
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	42.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	34.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	13.8	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	°C/W
Ψјв	Junction-to-board characterization parameter	14.0	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.8	°C/W

(1) For more information about traditional and new thermal metrics, see the SPRA953 application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

# **6.5 Electrical Characteristics**

 $V_{BB}$  = 6 V to 28 V,  $T_A$  = -40°C to 125°C (unless otherwise noted); Typical application is 13.5V, 10 $\Omega$ , RILIM=Open (unless otherwise specified)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
NPUT VO	LTAGE AND CURRENT					I	
\ <i>\</i>			T <sub>J</sub> =25°C	35		43	V
V <sub>Clamp</sub>	VDS clamp voltage		$T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$	33		45	V
V <sub>UVLOR</sub>	V <sub>BB</sub> undervoltage lockout rising	Measured with respect to	the CND pip of the device	3.0	3.5	4.0	V
V <sub>UVLOF</sub>	V <sub>BB</sub> undervoltage lockout falling	Measureu with respect to		2.4	2.6	3.0	V
I <sub>SB</sub>	Standby current (total device leakage including	V <sub>BB</sub> ≤ 28 V, V <sub>EN</sub> =	T <sub>J</sub> = 25°C			0.3 μA 0.5 μA	
	both MOSFET channels)	$V_{\text{DIA}_{\text{EN}}} = 0 \text{ V},  V_{\text{OUT}} = 0 \text{ V}$	T <sub>J</sub> = 85°C			0.5	μA
I <sub>NOM</sub>	Continuous load current, per channel	Channel enabled, T <sub>AMB</sub> =	85°C		2		А
I	Output leakage current	$V_{BB} \le 28 \text{ V},  \text{T}_{\text{J}} = 25^{\circ}\text{C}$ $V_{\text{EN}} = V_{\text{DIA}_{\text{EN}}} = 0 \text{ V},  V_{\text{OUT}} = 0 \text{ V}$			0.01	0.1	μA
IOUT(standby	) (per channel)	$V_{BB} \le 28 \text{ V}, \text{ T}_{J} = 85^{\circ}\text{C}$ $V_{EN} = V_{DIA\_EN} = 0 \text{ V}, V_{OUT}$	- = 0 V			0.3	μA
I <sub>DIA</sub>	Current consumption in diagnostic mode	$V_{BB} \le 28 \text{ V}, \text{ I}_{SNS} = 0 \text{ mA}$ $V_{EN} = 0 \text{ V}, \text{ V}_{DIA\_EN} = 5 \text{ V}, \text{ V}_$	V <sub>OUT</sub> = 0V		1.3	1.5	mA
l <sub>Q</sub>	Quiescent current channel enabled	$V_{BB} \le 28 V$ $V_{EN} = V_{DIA_{EN}} = 5 V, I_{OUT}$	<sub>c</sub> = 0 Α		1.6	2.5	mA
t <sub>STBY</sub>	Standby mode delay time	V <sub>ENx</sub> = V <sub>DIA_EN</sub> = 0 V to st	andby		20		ms
RON CHA	RACTERISTICS		·				
	On-resistance	6 V ≤ V <sub>BB</sub> ≤ 28 V,	$T_J = 25^{\circ}C$		88		mΩ
R	(Includes MOSFET	I <sub>OUT</sub> = 1 A	T <sub>J</sub> = 150°C			176	mΩ
R <sub>ON</sub>		$3V \le V_{BB} \le 6V$ ,	T <sub>J</sub> = 25°C			190	mΩ
		I <sub>OUT</sub> =1A	T <sub>J</sub> = 150°C			250	mΩ
D	On-resistance during	-18 V ≤ V <sub>BB</sub> ≤ -6 V	$T_J = 25^{\circ}C$		94		mΩ
R <sub>ON(REV)</sub>	reverse polarity	$  10 v \ge v_{BB} \ge -0 v$	T <sub>J</sub> = 150°C			188	mΩ



# 6.5 Electrical Characteristics (continued)

 $V_{BB}$  = 6 V to 28 V,  $T_A$  = -40°C to 125°C (unless otherwise noted); Typical application is 13.5V, 10 $\Omega$ , RILIM=Open (unless otherwise specified)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
K <sub>SNS</sub>	Current sense ratio	I <sub>OUT</sub> = 1 A			1040		
SAT_SNS	Saturated sense current level	Maximum amount of load current that can be sensed			6		А
			- 4 0		3.87		mA
			I <sub>OUT</sub> = 4 A	-6		6	%
					1.93		mA
			I <sub>OUT</sub> = 2 A	-6		6	%
			ι – 1 Λ		0.96		mA
			I <sub>OUT</sub> = 1 A	-6		6	%
			I <sub>OUT</sub> = 500 mA		0.48		mA
			1 <sub>OUT</sub> – 500 mA	-6		6	%
			I <sub>OUT</sub> = 200 mA		0.192		mA
	Current sense current	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	1001 - 200 112	-6		6	%
SNSI	and accuracy	VEN - VDIA_EN - 3 V	I <sub>OUT</sub> = 100 mA		0.096		mA
				-6		6	%
			I <sub>OUT</sub> = 50 mA		0.048		mA
			1001 - 30 1114	-7		7	%
			I <sub>OUT</sub> = 20 mA		0.0192		mA
				-15		15	%
			I <sub>OUT</sub> = 10 mA		0.0096		mA
				-40		40	%
			I <sub>OUT</sub> = 5 mA		0.0048		mA
				-70		70	%
SNS CHAP	RACTERISTICS						
V <sub>SNSFH</sub>	V <sub>SNS</sub> fault high-level	V <sub>DIA_EN</sub> = 5 V		4.75	5	5.5	V
SNSFH	V SNS ladit high lovel	V <sub>DIA_EN</sub> = 3.3 V		3.3	3.5	3.75	V
V <sub>SNSFH</sub>	V <sub>SNS</sub> fault high-level	V <sub>DIA_EN</sub> = V <sub>IH</sub>		2.8	3.15	3.5	V
SNSFH	I <sub>SNS</sub> fault high-level	V <sub>DIA_EN</sub> > V <sub>IH,DIAG_EN</sub>			6.6		mA
SNSleak	I <sub>SNS</sub> leakage	V <sub>DIA_EN</sub> = 5 V, IL = 0 mA	T <sub>A</sub> = 25°C			1.8	μA
SINSIeak			T <sub>A</sub> = 125°C			2.2	μA
V <sub>BB_ISNS</sub>	V <sub>BB</sub> headroom needed for full current sense and fault functionality	V <sub>DIAG_EN</sub> = 3.3V		5.3			V
V <sub>BB_ISNS</sub>	V <sub>BB</sub> headroom needed for full current sense and fault functionality	V <sub>DIAG_EN</sub> = 5V		6.5			V
CURRENT	LIMIT CHARACTERISTIC	S					
CL_LINPK	Linear Mode peak	T <sub>J</sub> = -40°C to 150°C dl/dt < 0.01 A/ms	I <sub>ILIM</sub> = 0.7A to 7A	0.9 × I <sub>CL</sub>		1.4 × I <sub>CL</sub>	А
CL_ENPS	Peak current enabling into permanent short	T <sub>J</sub> = -40°C to 150°C	R <sub>ILIM</sub> = 7.15K to 71.5K			2 × I <sub>CL</sub>	А
	OVCR Peak current		R <sub>ILIM</sub> > 35kΩ			6.5	А
OVCR	threshold when short is applied while switch enabled	T <sub>J</sub> = -40°C to 150°C	$15k\Omega \le R_{ILIM} \le 35k\Omega$			9.5	А
		$R_{ILIM} < 15k\Omega$				16	А



# 6.5 Electrical Characteristics (continued)

 $V_{BB}$  = 6 V to 28 V,  $T_A$  = -40°C to 125°C (unless otherwise noted); Typical application is 13.5V, 10 $\Omega$ , RILIM=Open (unless otherwise specified)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
			R <sub>ILIM</sub> = GND	5	7	9	А
I <sub>CL</sub>	I <sub>CL</sub> Current Limit Threshold	T <sub>J</sub> = -40°C to 150°C	R <sub>ILIM</sub> = open, or out of range		3		A
			R <sub>ILIM</sub> = 7.15 kΩ	36.34	44.3	55.41	A * kΩ
K <sub>CL</sub>	Current Limit Ratio	T <sub>J</sub> = -40°C to 150°C	R <sub>ILIM</sub> = 25 kΩ	45	48.5	57.25	A * kΩ
			R <sub>ILIM</sub> = 71.5 kΩ	36.75	49	61.26	A * kΩ
FAULT CH	ARACTERISTICS					•	
R <sub>VOL</sub>	Open-load (OL) detection internal pull-up resistor	V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V	/		150		kΩ
t <sub>ol</sub>	Open-load (OL) detection deglitch time	$V_{EN} = 0 V, V_{DIA_{EN}} = 5 V$ duration longer than $t_{OL}$ .	/, When V <sub>BB</sub> – V <sub>OUT</sub> < V <sub>OL</sub> , . Openload detected.		350	1000	μs
V <sub>OL</sub>	Open-load (OL) detection voltage	V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V	/		2	2.5	V
V <sub>FLT</sub>	FLT low output voltage	I <sub>FLT</sub> = 2.5 mA				0.5	V
t <sub>OL1</sub>	OL and STB indication- time from EN falling	$V_{EN} = 5 V \text{ to } 0 V, V_{DIA EI}$ $I_{OUT} = 0 \text{ mA}, V_{OUT} = \overline{V}_{BI}$	<sub>N</sub> = 5 V <sub>B</sub> - V <sub>OL</sub>		350	1000	μs
t <sub>OL2</sub>	OL and STB indication- time from DIA_EN rising	$V_{EN} = 0 V, V_{DIA\_EN} = 0 V$ $I_{OUT} = 0 mA, V_{OUT} = V_{BE}$				1000	μs
T <sub>ABS</sub>	Thermal shutdown				165		°C
T <sub>REL</sub>	Relative thermal shutdown				60		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis				25		°C
t <sub>FAULT_FLT</sub>	Fault indication-time	V <sub>DIA_EN</sub> = 5 V Time between fault and	FLT asserting			60	μs
t <sub>FAULT_SNS</sub>	Fault indication-time	V <sub>DIA_EN</sub> = 5 V Time between fault and	$I_{SNS}$ settling at V <sub>SNSFH</sub>			60	μs
t <sub>RETRY</sub>	Retry time	Time from fault shutdow (thermal shutdown).	n until switch re-enable	1	2	3	ms
EN PIN CH	ARACTERISTICS						
V <sub>IL, EN</sub>	Input voltage low-level	No GND Network				0.8	V
V <sub>IH, EN</sub>	Input voltage high-level	No GND Network		1.5			V
V <sub>IHYS, EN</sub>	Input voltage hysteresis				280		mV
R <sub>EN</sub>	Internal pulldown resistor			200	350	500	kΩ
I <sub>IL, EN</sub>	Input current low-level	V <sub>EN</sub> = 0.8 V			2.2		μA
I <sub>IH, EN</sub>	Input current high-level	V <sub>EN</sub> = 5 V			14		μA
DIA_EN PII	N CHARACTERISTICS						
VIL, DIA_EN	Input voltage low-level	No GND Network				0.8	V
V <sub>IH, DIA_EN</sub>	Input voltage high-level	No GND Network		1.5			V
V <sub>IHYS,</sub> DIA_EN	Input voltage hysteresis				280		mV
R <sub>DIA_EN</sub>	Internal pulldown resistor			100	250	450	kΩ
I <sub>IL, DIA_EN</sub>	Input current low-level	V <sub>DIA_EN</sub> = 0.8 V			3.2		μA
I <sub>IH, DIA_EN</sub>	Input current high-level	V <sub>DIA_EN</sub> = 5 V			20		μA
	I Characteristics	1				1	
VIL, LATCH	Input voltage low-level	No GND Network				0.8	V
VIH, LATCH	Input voltage high-level	No GND Network		1.5			V



# 6.5 Electrical Characteristics (continued)

 $V_{BB}$  = 6 V to 28 V,  $T_A$  = -40°C to 125°C (unless otherwise noted); Typical application is 13.5V, 10 $\Omega$ , RILIM=Open (unless otherwise specified)

	<u> </u>					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IHYS,</sub> latch	Input voltage hysteresis			280		mV
R <sub>LATCH</sub>	Internal pulldown resistor		0.5	1	1.5	MΩ
IIL, LATCH	Input current low-level	V <sub>DIA_EN</sub> = 0.8 V		2.2		μA
I <sub>IH, LATCH</sub>	Input current high-level	V <sub>DIA_EN</sub> = 5 V		5		μA

## 6.6 SNS Timing Characteristics

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMI	NG - CURRENT SENSE					
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN 50% of V <sub>DIA_EN</sub> to 90% of settled ISNS				30	μs
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN 50% of $V_{DIA_EN}$ to 90% of settled ISNS				30	μs
t <sub>SNSION2</sub>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	$V_{EN} = V_{DIA\_EN} = 0 V \text{ to } 5 V$ VBB = 13.5V R <sub>SNS</sub> = 1 k $\Omega$ , R <sub>LOAD</sub> = 10 $\Omega$			150	μs
t <sub>SNSION3</sub>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				150	μs
t <sub>SNSIOFF</sub>	Settling time from falling edge of DIA_EN	V <sub>EN</sub> = 5 V, V <sub>DIA_EN</sub> = 5 V to 0 V VBB = 13.5V R <sub>SNS</sub> = 1 kΩ, R <sub>L</sub> = 10 Ω			20	μs
t <sub>SETTLEH</sub>	Settling time from rising edge of load step				20	μs
t <sub>SETTLEL</sub>	Settling time from falling edge of load step				20	μs

## 6.7 Switching Characteristics

 $V_{BB}$  = 13.5 V,  $T_J$  = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DR</sub>	Channel Turnon delay time (from Standby)	$V_{BB}$ = 13.5 V, $R_L$ = 10 $\Omega$ 50% of EN to 10% of VOUT	10	40	55	μs
t <sub>DR</sub>	Channel Turnon delay time (from Active)	$V_{BB}$ = 13.5 V, $R_L$ = 10 $\Omega$ 50% of EN to 10% of VOUT	10	30	45	μs
t <sub>DF</sub>	Channel Turnoff delay time	$V_{BB}$ = 13.5 V, $R_L$ = 10 $\Omega$ 50% of EN to 90% of VOUT	10	30	45	μs
SR <sub>R</sub>	VOUT rising slew rate	$V_{BB}$ = 13.5 V, 20% to 80% of $V_{OUT},$ $R_L$ = 10 $\Omega$	0.1	0.25	0.5	V/µs
SR <sub>F</sub>	VOUT falling slew rate	$V_{BB}$ = 13.5 V, 80% to 20% of $V_{OUT},$ $R_L$ = 10 $\Omega$	0.1	0.25	0.5	V/µs
f <sub>max</sub>	Maximum PWM frequency <sup>(1)</sup>			0.4	2	kHz
t <sub>ON</sub>	Channel Turnon time	$V_{BB}$ = 13.5 V, $R_L$ = 10 $\Omega$ 50% of EN to 80% of VOUT	30	70	145	μs
t <sub>OFF</sub>	Channel Turnoff time	$V_{BB}$ = 13.5 V, $R_L$ = 10 $\Omega$ 50% of EN to 20% of VOUT	39	70	145	μs



# 6.7 Switching Characteristics (continued)


 $V_{BB}$  = 13.5 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
		1ms enable pulse V_{BB} = 13.5 V, R <sub>L</sub> = 10 $\Omega$	-30		30	μs
t <sub>ON</sub> - t <sub>OFF</sub> Turnon and off matching		200-µs enable pulse, V <sub>BB</sub> = 13.5 V, R <sub>L</sub> = 10 Ω,	-30		30	μs
Δ <sub>PWM</sub> PWM accuracy - average load current	PWM accuracy - average load	200-µs enable pulse (1ms period), $V_{BB}$ = 13.5 V, $R_L$ = 10 $\Omega$			25	%
	≤500Hz, 50% Duty cycle V <sub>BB</sub> = 13.5 V, R <sub>L</sub> = 10 Ω	-10		10	%	
E <sub>ON</sub>	Switching energy losses during turnon	$V_{BB}$ = 13.5 V, R <sub>L</sub> = 10 $\Omega$		0.5		mJ
E <sub>OFF</sub>	Switching energy losses during turnoff	$V_{BB}$ = 13.5 V, R <sub>L</sub> = 10 $\Omega$		0.5		mJ




# 6.8 Typical Characteristics

All the following data are based on the mean value of the three lots samples, V<sub>VBB</sub> = 13.5 V if not specified.






All the following data are based on the mean value of the three lots samples, V<sub>VBB</sub> = 13.5 V if not specified.






All the following data are based on the mean value of the three lots samples, V<sub>VBB</sub> = 13.5 V if not specified.






All the following data are based on the mean value of the three lots samples,  $V_{VBB}$  = 13.5 V if not specified.






All the following data are based on the mean value of the three lots samples,  $V_{VBB}$  = 13.5 V if not specified.






# **7 Parameter Measurement Information**




**2** 7-1. Parameter Definitions



Rise and fall time of  $V_{EN}$  is 100 ns.







Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA\_EN.

☑ 7-3. SNS Timing Characteristics Definitions



# 8 Detailed Description

# 8.1 Overview

The TPS1HC100-Q1 is a single-channel, fully-protected, high-side power switch with an integrated NMOS power FET and charge pump. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. Low logic high threshold,  $V_{IH}$ , of 1.5 V on the input pins allow use of MCU GPIO signals of 1.8 V. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two pins to support both digital status and analog current-sense output, both of which can be set to the high-impedance state when diagnostics are disabled, for multiplexing the MCU analog or digital interface among devices.

The digital status report is implemented with an open-drain structure on the fault pin. When a fault condition occurs, the pin is pulled down to GND. An external pullup is required to match the microcontroller supply level. High-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 /  $K_{SNS}$  of the load current, which is reflected as voltage on the SNS pin.  $K_{SNS}$  is a constant value across the temperature and supply voltage. The current-sensing function operates normally within a wide linear region from 0 to 4 V. The SNS pin can also report a fault by forcing a voltage of  $V_{SNSFH}$  that scales with the diagnostic enable voltage so that the maximum voltage seen by the system's ADC is within an acceptable value. This action removes the need for an external zener diode or resistor divider on the SNS pin.

The external high-accuracy current limit allows setting the current limit value by application. The current limit highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, the current limit can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit is also implemented in this device. The lower value of the external or internal current-limit value is applied.


An active drain to source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply ( $E_{BAT}$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself. With the benefits of process technology and excellent IC layout, the TPS1HC100-Q1 device can achieve excellent power dissipation capacity, which can help save the external free-wheeling circuitry in most cases. For more details, see *Inductive-Load Switching-Off Clamp*.

Short-circuit reliability is critical for smart high-side power-switch devices. The standard of AEC-Q100-012 is to determine the reliability of the devices when operating in a continuous short-circuit condition. Different grade levels are specified according to the pass cycles. This device is qualified with the highest level, Grade A, 1 million times short-to-GND certification.

The TPS1HC100-Q1 device can be used as a high-side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters.



## 8.2 Functional Block Diagram




## 8.3 Feature Description

## 8.3.1 Accurate Current Sense

The high-accuracy current-sense function is internally implemented, which allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 /  $K_{SNS}$  of the load current, flowing out to the external resistor between the SNS pin and GND, and reflected as voltage on the SNS pin.

 $K_{SNS}$  is the ratio of the output current and the sense current. The accuracy values of  $K_{SNS}$  quoted in the electrical characteristics do take into consideration temperature and supply voltage. Each device was internally calibrated while in production, so post-calibration by users is not required in most cases.



#### 図 8-1. Current-Sense Accuracy

The maximum voltage out on the SNS pin is clamped to V<sub>SNSFH</sub>, which is the fault voltage level. To make sure that this voltage is not higher than the system can tolerate, TI has correlated the voltage coming in on the DIAG\_EN pin with the maximum voltage out on the SNS pin. If DIAG\_EN is between VIH and 3.3 V, the maximum output on the SNS pin is approximately 3.3 V. However, if the voltage at DIAG\_EN is above 3.3 V, then the fault SNS voltage, V<sub>SNSFH</sub>, tracks that voltage up to 5 V. Tracking is done because the GPIO voltage output that is powering the diagnostics through DIAG\_EN is close to the maximum acceptable ADC voltage within the same microcontroller. Therefore, the sense resistor value, R<sub>SNS</sub>, can be chosen to maximize the range of currents needed to be measured by the system. The R<sub>SNS</sub> value must be chosen based on application need. The maximum usable R<sub>SNS</sub> value is bounded by the ADC minimum acceptable voltage, V<sub>ADC,min</sub>, for the smallest load current needed to be measured by the system, ILOAD,min. The minimum acceptable RSNS value has to ensure the V<sub>SNS</sub> voltage is below the V<sub>SNSFH</sub> value so that the system can determine faults. This difference between the maximum readable current through the SNS pin, ILOAD.max × RSNS, and the VSNSFH is called the headroom voltage, V<sub>HR</sub>. The headroom voltage is determined by the system but is important so that there is a difference between the maximum readable current and a fault condition. Therefore, the minimum R<sub>SNS</sub> value has to be the V<sub>SNSFH</sub> minus the V<sub>HR</sub> times the sense current ratio, K<sub>SNS</sub> divided by the maximum load current the system must measure,  $I_{LOAD,max}$ . This boundary equation can be seen in  $\pm 1$ .

 $(V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max} \le R_{SNS} \le V_{ADC,min} \times K_{SNS} / I_{LOAD,min}$ (1)






図 8-2. Voltage Indication on the Current-Sense Pin

The maximum current the system wants to read,  $I_{LOAD,max}$ , must be below the current limit threshold because after the current limit threshold is tripped the  $V_{SNS}$  value goes to  $V_{SNSFH}$ . Additionally, currents being measured must be below 6 A to ensure that the current sense output is not saturated.




図 8-3. Current-Sense and Current-Limit Block Diagram

Because this scheme adapts based on the voltage coming in from the MCU, there is no need to have a Zener diode on the SNS pin to protect from high voltages.

### 8.3.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, a current limit can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limiting offers protection from over-stressing to the load and integrated power FET. The current limit regulates the output current to the set value, and pulls up the SNS pin to  $V_{SNSFH}$  and asserts the FLT pin as diagnostic reports. The three current-limit thresholds are:

 External programmable current limit – an external resistor, R<sub>ILIM</sub>, is used to set the channel current limit. When the current through the device exceeds I<sub>CL</sub> (current limit threshold), a closed loop steps in immediately.
 V<sub>GS</sub> voltage regulates accordingly, leading to the V<sub>DS</sub> voltage regulation. When the closed loop is set up, the current is clamped at the set value. The external programmable current limit provides the capability to set the current-limit value by application.

Additionally, this value can be dynamically changed by changing the resistance on the ILIM pin. This information can be seen in the *Applications* section.



- Internal current limit: ILIM pin shorted to ground if the external current limit is out of range on the lower end
  or the I<sub>LIM</sub> pin is shorted to ground, the internal current limit is fixed and typically 7 A. To use the internal
  current limit for large-current applications, tie the ILIM pin directly to the device GND.
- Internal current limit: ILIM pin open if the external resistor is out of range on the higher end or the ILIM pin is open, the current limit reverts to 3 A or half the current limit range. This level is still above the nominal operation for the device to operate in DC steady state but is low enough that if a pin fault occurs and the R<sub>ILIM</sub> opens up, the current does not default to the highest rating and put additional stress on the power supply.

Both the internal current limit ( $I_{lim,nom}$ ) and external programmable current limit are always active when  $V_{BB}$  is powered and EN is high. The lower value one (of  $I_{LIM}$  and the external programmable current limit) is applied as the actual current limit. The typical deglitch time for the current limit to assert is 2.5 µs.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the ILIM pin must be connected with device GND. Calculate  $R_{ILIM}$  with Equation 2.

$$R_{ILIM} = K_{CL} / I_{LIM}$$

(2)

For better protection from a *hot short* condition (when  $V_{BB}$  is high, channel is on, and a short to GND happens suddenly), an over current protection, OVCR, circuit is triggered that makes sure to limit the maximum current the device allows to go through. With this OVCR, the device is protected during *hot short* events.

For more information about the current limiting feature, see the *Short-Circuit and Overload Protection* section.

### **Current Limit Accuracy**

The TPS1HC100-Q1 has very tight accuracy of the current limit regulation level across the full range of currents and temperature. This accuracy is defined at several defined  $R_{ILIM}$  values, 7.15 k $\Omega$ , 25 k $\Omega$ , and 71.5 k $\Omega$  specified in the Electrical Characteristics. As the current limit is changed with the  $R_{ILIM}$ , the KCL ratio value also slightly changes. Additionally, the current limit architecture in the device allows for the tightest variation at current limit set by a 25-k $\Omega$   $R_{ILIM}$ , 1.9 A, of +18%, -7% and at the lower and upper ends of the range, 690 mA and 6.15 A respectively, to be about ±25%. Then, using the boundaries for  $R_{ILIM}$  of 7.15 k $\Omega$  and 71.5 k $\Omega$ , a graph can be built to linearly interpret the error for RILIM values that are inside of the range. This graph can be seen in the figure below.




図 8-4. Current Limit Ratio vs Current limit Value With Percent Error

Using this figure, the error can be estimated for any current limit value desired, and the associated KCL value can determine the RILIM resistor appropriate. This graph does not take into account RILIM resistor tolerances, only the error associated with the current limit regulation.



#### 8.3.2.1 Capacitive Charging

⊠ 8-5 shows the typical set up for a capacitive load application and the internal blocks that function when the device is used. Note that all capacitive loads have an associated *load* in parallel with the capacitor that is described as a resistive load but in reality it can be inductive or resistive.




図 8-5. Capacitive Charging Circuit

The first thing to check is that the nominal DC current,  $I_{NOM}$ , is acceptable for the TPS1HC100-Q1 device. This check can easily be done by taking the  $R_{\theta JA}$  from the *Thermal* section and multiplying the  $R_{ON}$  of the TPS1HC100-Q1 and the  $I_{NOM}$  with it, add the ambient temperature and if that value is below the thermal shutdown value the device can operate with that load current. For an example of this calculation see the *Applications* section.

The second key care about for this application is to make sure that the capacitive load can be charged up completely without the device hitting thermal shutdown. The reason is because if the device hits thermal shutdown during the charging, the resistive nature of the load in parallel with the capacitor starts to discharge the capacitor over the duration the TPS1HC100-Q1 is off. Note that there are some application with high enough load impedance that the TPS1HC100-Q1 hitting thermal shutdown and trying again is acceptable; however, for the majority of applications, the system must be designed so that the TPS1HC100-Q1 does not hit thermal shutdown while charging the capacitor.

With the current clamping feature of the TPS1HC100-Q1, capacitors can be charged up at a lower inrush current than other high current limit switches. This lower inrush current means that the capacitor takes a little longer to charge all the way up. The time that it takes to charge up follows the equation below.

$$I_{LIM} = C \times d(V_{BB} - V_{DS}) / dt$$

(3)


(4)

However, because the V<sub>DS</sub> for a typical 1 A applications is much less than the V<sub>BB</sub> voltage (V<sub>DS</sub>  $\approx$  1A × 0.1  $\Omega$  = 100 mV, V<sub>BB</sub>  $\approx$  13.5 V), the equation can be rewritten and approximated as

$$dt = C \times dV_{BB} / I_{LIM}$$

 $\boxtimes$  8-6 pictures this charge timing.





**図** 8-6. Capacitive Charging Timing

For more information about capacitive charging with high side switches, see the *How to Drive Capacitive Loads* application note application note. This application note has information about the thermal modeling available along with quick ways to estimate if a high side switch is able to charge a capacitor to a given voltage.

#### 8.3.3 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET can break down if the voltage is not clamped during the current-decay period. To protect the power FET in this situation, internally clamp the drain-to-source voltage, namely  $V_{DS,clamp}$ , the clamp diode between the drain and gate.

$$V_{\text{DS,clamp}} = V_{\text{BAT}} - V_{\text{OUT}}$$
(5)

During the current-decay period ( $T_{DECAY}$ ), the power FET is turned on for inductance-energy dissipation. Both the energy of the power supply ( $E_{BAT}$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself, which is called  $E_{HSD}$ . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_{BAT} + E_{LOAD} = E_{BAT} + E_{L} - E_{R}$$
(6)

From the high-side power switch's view, E<sub>HSD</sub> equals the integration value during the current-decay period.

$$E_{HSD} = \int_{0}^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt$$
(7)

$$T_{\text{DECAY}} = \frac{L}{R} \times \ln \left( \frac{R \times I_{\text{OUT}(\text{MAX})} + |V_{\text{OUT}}|}{|V_{\text{OUT}}|} \right)$$
(8)

$$E_{HSD} = L \times \frac{V_{BAT} + |V_{OUT}|}{R^2} \times \left[ R \times I_{OUT(MAX)} - |V_{OUT}| ln \left( \frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right) \right]$$
(9)

When R approximately equals 0, E<sub>HSD</sub> can be given simply as:

$$E_{HSD} = \frac{1}{2} \times L \times I_{OUT(MAX)}^2 \frac{V_{BAT} + |V_{OUT}|}{R^2}$$
(10)

Copyright © 2022 Texas Instruments Incorporated






図 8-8. Inductive-Load Switching-Off Diagram

When switching off, battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.

See Figure 8-9 for one dedicated inductance, 5 mH. If the maximum switching-off current is lower than the current value shown on the curve, the internal clamp function can be used for the demagnetization energy dissipation. If not, external free-wheeling circuitry is necessary for device protection.



Recovery




図 8-9. 5-mH Maximum Demagnetization Curve

#### 8.3.4 Full Protections and Diagnostics

Н

Н

ILOAD ×

R<sub>ON</sub>

 $V_{BB} - I_{LIM}$ 

 $\times R_{LOAD}$ 

х

х

Conditions

Overcurrent

26

Normal

表 8-1 is when DIAG\_EN is enabled. When DIAG\_EN is low, current sense and FLT are disabled. The output is in high-impedance mode. Refer to  $\frac{1}{5}$  8-1 for details.

表 8-1. Diagnostic Enable Logic Table

-								
DIAG_EN	IN Condition	Protections and Diagnostics						
HIGH	ON	See Fault Table						
пібп	OFF							
LOW	ON	Diagnostics disabled, protection normal						
1000	OFF	SNS and FLT are high impedance						

		C						
LOW			DN [	Diagnostics disabled, protection normal				
	LOW		)FF <sup>\$</sup>	SNS and FLT a				
EN	VOUT	Latch	FLT	SNS	Behavior			
L	L	x	Hi-Z	0	Normal			
	V <sub>BB</sub> –							

ILoad / Ksns Normal

is 2.5 µs.

 $V_{\text{SNSFH}}$ 

Holds the current at the current limit until thermal shutdown or when the

overcurrent event is removed. Typical

deglitch time for device to recognize overcurrent fault and begin to act on it

Hi-Z

L



	表 8-2. Fault Table (continued)							
Conditions	EN	VOUT	Latch	FLT	SNS	Behavior	Recovery	
STG, Relative Thermal Shutdown,	н	H/L	L	L	V <sub>SNSFH</sub>	Shuts down when devices hits relative or absolute thermal shutdown. Typical deglitch time for device to recognize overcurrent fault and begin to act on it is 2.5 $\mu$ s. Typical deglitch time for device to recognize a T <sub>ABS</sub> fault is 20 $\mu$ s.	Auto retries when T <sub>HYS</sub> is met and it has been longer than t <sub>RETRY</sub> amount of time	
Absolute Thermal Shutdown	н	H/L	н	L	V <sub>SNSFH</sub>	Shuts down when devices hits relative or absolute thermal shutdown. Typical deglitch time for device to recognize overcurrent fault and begin to act on it is 2.5 $\mu$ s. Typical deglitch time for device to recognize a T <sub>ABS</sub> fault is 20 $\mu$ s.	Stays off until latch or enable is toggled	
	Н	н	x	Hi-Z	I <sub>Load</sub> / K <sub>SNS</sub> = ~0	Normal behavior, user can judge through SNS pin output if it is an open load or not.		
Open load, STB	L	н	x	L	V <sub>SNSFH</sub>	Internal pullup resistor is active. If $V_{BB}$ – $V_{OUT} < V_{OL}$ then fault active. Typical deglitch time before fault is indicated is 700 µs.	Clears when fault goes away	
Reverse Polarity	x	x	x	x	x	Channel turns on to lower power dissipation. Current into ground pin is limited by external ground network.		

### 表 8-3. Deglitch Time for Each Fault Condition

Fault Condition	Deglitch Time
ILIM	2.5 µs
TREL	2.5 µs
TABS	20 µs
Open load	700 µs

## 8.3.4.1 Short-Circuit and Overload Protection

TPS1HC100-Q1 provides output short-circuit protection to ensure that the device prevents current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is ensured to protect against short-circuit events regardless of the state of the ILIM pins and with up to 28-V supply at 125°C.

☑ 8-10 shows the behavior of the TPS1HC100-Q1 when the device is enabled into a short-circuit.




図 8-10. Enable into Short-Circuit Behavior (LATCH = 0)

Due to the low impedance path, the output current rapidly increases until it hits the current limit threshold. Due to the response time of the current limiting circuit, the measured maximum current can temporarily exceed the  $I_{CL}$  value defined as  $I_{CL\_ENPS}$ , however, it settles to the current limit regulation value. The amount of deglitch timing between when the overload is recognized and when the system begins to react on it is about 2.5 µs.

In this state, high power is dissipated in the FET, so eventually the internal thermal protection temperature for the FET is reached and the device safely shuts down. Then, if LATCH pin is low, the part waits  $t_{RETRY}$  amount of time and turn back on, unless a  $T_{ABS}$  fault was triggered in which case it can AND the  $t_{RETRY}$  timer and the  $T_{HYS}$  temperature reduction.

⊠ 8-11 shows the behavior of the TPS1HC100-Q1 when a short-circuit occurs when the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to ensure overshoot is limit. The device implements a fast-trip level at a level  $I_{OVCR}$ . When this fast-trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to  $I_{CL}$  level after a brief transient overshoot to the higher peak current ( $I_{CL}_{ENPS}$ ) level. The device then keeps the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device safely shuts off.




図 8-11. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS1HC100-Q1 when there is a small change in impedance that sends the load current above the  $I_{CL}$  threshold. The current rises (commonly referred to as current creep) to  $I_{CL\_LINPK}$  above the regulation level. Then the current limit regulation loop kicks in and the current drops to the  $I_{CL}$  value.






図 8-12. Overload Behavior (Current Creep)

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

### 8.3.4.2 Open-Load and Short-to-Battery Detection

When the main channel is enabled faults are diagnosed by reading the voltage on the SNS or  $\overline{FLT}$  pin and evaluated by the user. A benefit of high-accuracy current sense is that this device can achieve a very low open-load detection threshold, which correspondingly expands the normal operation region. TI suggests 5 mA as the upper limit for the open-load detection threshold and 15 mA as the lower limit for the normal operation current. In  $\boxtimes$  8-13, the recommended open-load detection region is shown as the dark-shaded region and the light-shaded region is for normal operation. As a guideline, do not overlap these two regions.




図 8-13. On-State Open-Load Detection and Normal-Operation Diagram

In the off state, if a load is connected, the output voltage is pulled to 0 V. In the case of an open load, the output voltage is close to the supply voltage,  $V_{BB} - V_{OUT} < V_{ol,off}$ . The FLT pin goes low to indicate the fault to the MCU, and the SNS pin is pulled up to  $I_{SNSFH}$ . There is always a leakage current  $I_{ol,off}$  present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI implemented an internal pullup resistor to offset the leakage current. This pullup current must be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI implemented a switch in series with the pullup resistor controlled by the DIAG\_EN pin. The pull up resistor value is  $R_{pu} \leq 150 \ k\Omega$ .







図 8-14. Open-Load Detection Circuit

### 8.3.4.3 Short-to-Battery Detection

Short-to-battery detection has the same detection mechanism and behavior as open-load detection, both in the on-state and off-state. There is no way to differentiate between open load and short-to-battery in this device, but the system does detect the fault and protect accordingly. See  $\gtrsim 8-2$  for more details.

#### 8.3.4.4 Reverse-Polarity and Battery Protection

Reverse-polarity, commonly referred to as reverse battery, occurs when the ground of the device goes to the battery potential,  $V_{GND} = V_{BAT}$ , and the supply pin goes to ground,  $V_{BB} = 0$  V. In this case, if the EN pin has a path to the *ground* plane, then the FET turns on to lower the power dissipation through the main channel and prevent current flow through the body diode. Note that the resistor/diode ground network (if there is not a central blocking diode on the supply) must be present for the device to protect itself during a reverse battery event.





For more external protection circuitry information, see *Reverse Current Protection*. See the fault truth table for more details.



## 8.3.4.5 Latch-Off Mode

The TPS1HC100-Q1 comes with a latch functionality that decides after the channel is shut down due to a fault, whether or not to automatically try and turn back on, or stay off until other action is taken. This action is done by holding the LATCH pin high for latch-off functionality or holding LATCH low for auto-retry functionality.

The order that occurs is:

- 1. Device shuts down due to fault (relative thermal shutdown)
- 2. Wait t<sub>RETRY</sub>
- 3. If LATCH = 0
- a. Turn back on the channel
- 4. If LATCH = 1
  - a. Keep off until LATCH = 0 || EN = 0
    - i. Then if LATCH = 0 and EN = 1
      - 1. Turn on channel into auto-retry mode
    - ii. If LATCH = 1 and EN = 1
      - 1. Turn on channel into latch mode where if another fault occurs then output is latched off again

For more information, see Thermal Protection Behavior.


#### 8.3.4.6 Thermal Protection Behavior

The thermal protection behavior can be split up into three categories of events that can happen.  $\boxtimes$  8-16 shows each of these categories.

- 1. **Relative thermal shutdown**: the device is enabled into an overcurrent event. The DIAG\_EN pin is high so that diagnostics can be monitored on SNS and FLT (however, DIAG\_EN being high is not necessary for all protection features to function). The output current rises up to the I<sub>ILIM</sub> level and the FLT goes low while the SNS goes to V<sub>SNSFH</sub>. With this large amount of current going through the junction temperature of the FET increases rapidly with respect to the controller temperature. When the power FET temperature rises  $T_{REL}$  amount above the controller junction temperature  $\Delta T = T_{FET} T_{CON} > T_{REL}$ , the device shuts down. The faults are continually shown on SNS and FLT and the part waits for the t<sub>RETRY</sub> timer to expire. When t<sub>RETRY</sub> timer expires, because the LATCH pin is low and EN is still high, the device comes back on into this I<sub>ILIM</sub> condition.
- Absolute thermal shutdown: the device is still enabled in an overcurrent event with DIAG\_EN high and LATCH still low. However, in this case the junction temperature rises up and hits an absolute reference temperature, T<sub>ABS</sub>, and then shuts down. The device does not recover until both T<sub>J</sub> < T<sub>ABS</sub> – T<sub>hys</sub> and the t<sub>RETRY</sub> timer has expired.
- 3. Latch-off mode: the device is enabled into an overcurrent event. The DIAG\_EN pin is high so that diagnostics can be monitored on SNS and FLT. The output current rises up to the I<sub>ILIM</sub> level and the FLT goes low while the SNS goes to V<sub>SNSFH</sub>. If the part shuts down due to a thermal fault, either relative thermal shutdown or absolute thermal shutdown, the device does not enable the channel until either the LATCH pin or the EN pin is toggled.

TPS1HC100-Q1 JAJSJE1A – JULY 2021 – REVISED DECEMBER 2021





🛛 8-16. Thermal Behavior

### 8.3.4.7 UVLO Protection


The device monitors the supply voltage  $V_{BB}$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns on. If an overcurrent event trips the UVLO threshold, the device shuts off and comes back on into a current limit safely.



### 8.3.4.8 Loss of GND Protection

When loss of GND occurs, output is turned off regardless of whether the input signal is high or low.


**Case 1 (loss of device GND):** loss of GND protection is active when the thermal pad (Tab),  $I_{C_{GND}}$ , and current limit ground are one trace connected to the system ground, as shown in  $\boxtimes 8-17$ .



🛛 8-17. Loss of Device GND



**Case 2 (loss of module GND):** when the whole ECU module GND is lost, protections are also active. At this condition, the load GND remains connected.



🛛 8-18. Loss of Module GND



### 8.3.4.9 Loss of Power Supply Protection

When loss of supply occurs, output is turned off regardless of whether the input is high or low. For a resistive or capacitive load, loss of supply protection is easy to achieve due to no more power. The worst case is a charged inductive load. In this case, the current is driven from all of the IOs to maintain the inductance output loop. TI recommends either the MCU serial resistor plus the GND network (diode and resistor in parallel) or external free-wheeling circuitry.




図 8-19. Loss of Battery



### 8.3.4.10 Reverse Current Protection

**Method 1:** block diode connected with  $V_{BB}$ . Both the device and load are protected when in reverse polarity. The blocking diode does not allow any of the current to flow during reverse battery condition.




図 8-20. Reverse Protection With Block Diode



**Method 2 (GND network protection):** only the high-side device is protected under this connection. The load reverse current is limited by the impedance of the load itself. Note when reverse polarity happens, the continuous reverse current through the power FET must not make the heat build up be greater than the absolute maximum junction temperature. This can be calculated using the  $R_{ON(REV)}$  value and the  $R_{\theta JA}$  specification. In the reverse battery condition it is important that the FET comes on to lower the power dissipation. This action is achieved through the path from EN to system ground where the positive voltage is being applied. No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, ensure the following proper connections for the normal operation:

• Connect the current limit programmable resistor to the device GND.




図 8-21. Reverse Protection With GND Network

 Recommendation – resistor and diode in parallel: a peak negative spike can occur when the inductive load is switching off, which can damage the HSD or the diode. So, TI recommends a resistor in parallel with the diode when driving an inductive load. The recommended selection are a 1-kΩ resistor in parallel with an I<sub>F</sub> > 100-mA diode. If multiple high-side switches are used, the resistor and diode can be shared among devices.

If multiple high-side power switches are used, the resistor can be shared among devices.

**Ground Resistor:** The higher resistor value contributes to a better current limit effect when the reverse battery or negative ISO pulses.

$$R_{GND} \geq \frac{\left(-V_{CC}\right)}{\left(-I_{GND}\right)}$$

where

(11)


- $-V_{CC}$  is the maximum reverse battery voltage (typically -16 V).
- –I<sub>GND</sub> is the maximum reverse current the ground pin can withstand, which is available in the Absolute Maximum Ratings.
- Ground Diode: A diode is needed to block the reverse voltage, which also brings a ground shift (≈ 600 mV). Additionally, the diode must be ≈ 200-V reverse voltage for the ISO 7637 pulse 1 testing so that it does not get biased.



# 8.3.4.11 Protection for MCU I/Os

In many conditions, such as the negative ISO pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin can damage the MCU I/O pins (more likely, the internal circuitry connected to the pins). Therefore, the serial resistors between MCU and HSS are required.

Also, for proper protection against loss of GND, TI recommends 5-k $\Omega$  resistance for the R<sub>PROT</sub> resistors.





# 8.3.5 Diagnostic Enable Function

The diagnostic enable pin, DIAG\_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.

In addition, during the output-off period, the diagnostic disable function lowers the current consumption for the standby condition. The three working modes in the device are normal mode ( $I_Q$ ), standby mode ( $I_{STBY}$ ), and standby mode with diagnostic ( $I_{DIA}$ ). If off-state power saving is required in the system, the standby current is < 500 nA with DIAG\_EN low. If the off-state diagnostic is required in the system, the typical standby current is around 1 mA with DIAG\_EN high.


# 8.4 Device Functional Modes

# 8.4.1 Working Mode

The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If an off-state power saving is required in the system, the standby current is less than 500 nA with EN and DIAG\_EN low. If an off-state diagnostic is required in the system, the typical standby current is around 1.2 mA with DIAG\_EN high. Note that to enter standby mode requires IN low and t >  $t_{STBY}$ .  $t_{STBY}$  is the standby-mode



deglitch time, which is used to avoid false triggering or interfere with PWM switching.  $\boxtimes$  8-23 shows a work-mode state-machine state diagram.



🛛 8-23. Work-Mode State Machine



# 9 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


# **9.1 Application Information**

The following discussion notes how to implement the device to distinguish the different fault modes and implement a transient-pulse immunity test.

In some applications, open load, short-to-battery, and short to GND must be distinguished from each other. This action requires two steps.

# 9.2 Typical Application

9-1 shows an example of how to design the external circuitry parameters.



**図** 9-1. Typical Application Circuitry

#### 9.2.1 Design Requirements

Component	Description	Purpose
TVS	SMBJ39CA (optional)	Filter voltage transients coming from battery (ISO7637-2)
СVВВ	220 nF (optional)	Better EMI performance
CIC	100 nF	Minimal amount of capacitance on input for EMI mitigation
CBULK	10 uF (optional)	There to hold the rail for the LDO; however, helps to filter voltage transients on supply rail. Not a requirement.
RPROT	5 kΩ	Protection resistor for microcontroller and device I/O pins
RILIM	7 kΩ – 70 kΩ	Set current limit threshold
RSNS	1kΩ	Translate the sense current into sense voltage.
CFILTER	100 nF	Coupled with RPROT on the SNS line creates a low pass filter to filter out noise going into the ADC of the MCU
CVOUT	22 nF	Improves EMI performance, filtering of voltage transients
RGND	1 κΩ	Stabilize GND potential during turn-off of inductive load
DGND	BAS21 Diode	Keeps GND close to system ground during normal operation

### 9.2.2 Detailed Design Procedure

To keep maximum voltage on the SNS pin at an acceptable range for the system, calculate the  $R_{SNS}$  as in  $\neq$  1. To achieve better current sense accuracy. A 1% accuracy or better resistor is preferred.

 $(V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max} \le R_{SNS} \le V_{ADC,min} \times K_{SNS} / I_{LOAD,min}$ 

(12)

Parameter	Value							
V <sub>DIAG_EN</sub>	5 V							
I <sub>LOAD,max</sub>	2 A							
I <sub>LOAD,min</sub>	5 mA							
V <sub>ADC,min</sub>	5 mV							
V <sub>HR</sub>	1 V							

#### 表 9-1. Typical Application

For this application, an RSNS value of approximately 1 k $\Omega$  can be chosen to satisfy the equation requirements.

 $(5 V - 1 V) \times 1040 / 4 A \le \approx 1 k\Omega \le 5 mV \times 1040 / 5 mA$ 

In other applications, more emphasis can be put on the lower end measurable values, which can increase RSNS. Likewise if the higher currents are of more interest the  $R_{SNS}$  can be decreased. Note that the maximum current that can be measured without saturation is 6 A.

Having the maximum SNS voltage scale with the DIAG\_EN voltage removes the need for a Zener diode on the SNS pin going to the ADC.

The current limit must be set to an acceptable level, so with the KCL tolerances, the current limit of 4A is chosen. To set the programmable current limit value at 4 A, calculate the  $R_{LIM}$  as in Equation 12.

 $R_{LIM} = K_{CL} / I_{LIM} = 45 / 4 = 11.25 \text{ k}\Omega$ 

For a more accurate current limit estimation with the error tolerances of KCL see the Current Limit Accuracy section and use the graph to estimate the error at each desired current limit value.

TI recommends  $R_{PROT}$  = 5 k $\Omega$  to ensure the current going into the digital pins (EN, DIAG\_EN, LATCH) is limited.


(14)



TI recommends a 1-kΩ resistor and 200-V, 0.2-A diode (BAS21 for example) for the GND network.

# 9.2.2.1 Dynamically Changing Current Limit

The current limit threshold is able to be changed dynamically by altering the resistance going from the current limit pin to the ground of the device on the fly. This alteration allows the system to have a different current limit for start-up, when there can be significant inrush current, and during normal operation. The way this is commonly done is by putting two resistors in parallel on the ILIM pin and having a switch to enable or disable one of the resistors. This set-up can be seen in the figure below. Alternatively, a digital potentiometer can be used to adjust the impedance on the ILIM pin on the fly. Care must be taken so that the capacitance on the ILIM pin is below approximately 100 pF because it can cause the current regulation loop to become unstable. The most common application where this feature is useful is capacitive loads.



**2** 9-2. Dynamic Changing Current Limit Setup

In a capacitive charging case, the initial current to charge the capacitor is the inrush current. Depending on the system requirements, dynamically changing the current limit can help either charge up a capacitor faster or charge up a larger capacitor. To allow a higher inrush level of current through in the beginning, the switch can be closed making the current limit be according to the equation below.

$$I_{LIM2} = K_{CL}(R_{ILIM1} + R_{ILIM2}) / (R_{ILIM1} \times R_{ILIM2})$$

(15)

When the inrush event is over and the output voltage is charged up, the switch opens and the current limit is just the  $R_{ILIM1}$  equivalent level. This timing can be seen in the figure below.







図 9-3. Capacitive Charging Changing Current Limit

Alternatively, if the switch is open, the current limit starts out at a lower value and then the switch can be closed when the capacitance gets charged up. This lower current limit level allows higher value capacitance's to be charged up. The timing diagram can be seen below.



9-4. Large Capacitive Charging Changing Current Limit

# 9.2.2.2 AEC Q100-012 Test Grade A Certification

Short-circuit reliability is critical for smart high-side power switch devices. The AEC-Q100-012 standard is used to determine the reliability of the devices when operating in a continuous short-circuit condition. Different grade levels are specified according to the pass cycles. This device is qualified with the highest level, Grade A, 1 million times short-to-GND certification.

Three test modes are defined in the AEC Q100-012 standard. See  $\frac{1}{2}$  9-2 for cold repetitive short-circuit test – long pulse, cold repetitive short-circuit test – short pulse, and hot repetitive short-circuit test.



表 9-2. lests								
Test Items Test Condition Test Cycles								
Cold repetitive short-circuit test – short pulse	-40°C, 10-ms pulse, cool down	1M						
Cold repetitive short-circuit test – long pulse	-40°C, 300-ms pulse, cool down	1M						
Hot repetitive short-circuit test	25°C, continuous short	1000 hr						

Different grade levels are specified according to the pass cycles. The TPS1HC100-Q1device gets the certification of Grade A level, 1 million short-to-GND cycles, which is the highest test standard in the market.

表 9-3. Grade Levels									
Grade	Number of Cycles	Lots,Samples Per Lot	Number of Fails						
А	> 1000000	3, 10	0						
В	> 300000 to 1000000	3, 10	0						
С	> 100000 to 300000	3, 10	0						
D	> 30000 to 100000	3, 10	0						
E	> 10000 to 30000	3, 10	0						
F	> 3000 to 10000	3, 10	0						
G	> 1000 to 3000	3, 10	0						
Н	300 to 1000	3, 10	0						
0	< 300	3, 10	0						

# 表 9-3. Grade Levels

#### 9.2.2.3 EMC Transient Disturbances Test

Due to the severe electrical conditions in the automotive environment, immunity capacity against electrical transient disturbances is required, especially for a high-side power switch, which is connected directly to the battery. Detailed test requirements are in accordance with the ISO 7637-2:2011 and ISO 16750-2:2010 standards. The TPS1HC100-Q1 device is tested and certificated by a third-party organization.

Test		e Severity Level Accordingly	Pulse	Minimum Number of	Burst-Cyc Repetitio		Input Resistance	Function Performance				
Item	tem Level	Vs/V	Duration (t <sub>d</sub> )	Pulses or Test Time	MIN	MAX	(Ω)	Status Classification				
1		–112	2 ms	500 pulses	0.5 s	e s	10	Status II				
2a	III	55	50 µs	500 pulses	0.2 s	5 s	2	Status II				
2b	IV	10	0.2 to 2 s	10 pulses	0.5 s	5 s	0 to 0.05	Status II				
3a	IV	-220	0.1 µs	1h	90 ms	100 ms	50	Status II				
3b	IV	150	0.1 µs	1h	90 ms	100 ms	50	Status II				

### 表 9-4. ISO 7637-2:2011(E) in 12-V System<sup>(1) (2) (3) (4)</sup>

(1) Tested both under input low condition and high condition.

(2) Considering the worst test condition, it is tested without any filter capacitors in V<sub>BB</sub> and V<sub>OUT</sub>

(3) GND pin network is a 1-k $\Omega$  resistor in parallel with a diode BAS21-7-F.

(4) Status II: the function does not perform as designed during the test, but returns automatically to normal operation after the test.

#### 表 9-5. ISO 16750-2:2010(E) Load Dump Test B in 12-V System<sup>(1) (2) (3) (4) (5)</sup>

Test		Severity Level ccordingly	Pulse Duration (t <sub>d</sub> )	Minimum Number of	Burst- Cyc Repetitio		Input Resistance (Ω)	Function Performance	
Item	Level	Vs/V		Pulses or Test Time	MIN (s)	MAX (s)		Status Classification	
Test B		35	40 to 400 ms	5 pulses	60	е	0.5 to 4	Status II	

(1) Tested both under input low condition and high condition (DIAG\_EN, EN, and VBB are all classified as inputs).

(3) The GND pin network is a 1-k $\Omega$  resistor in parallel with a diode BAS21-7-F.

(4) Status II: the function does not perform as designed during the test, but returns automatically to normal operation after the test.

(5) Select a 39-V external suppressor.

<sup>(2)</sup> Considering the worst test condition, the device is tested without any filter capacitors on VBB and VOUT.




#### 9.2.3 Application Curves

⊠ 9-5 shows a test example of charging a 470-µF capacitor. Test conditions: V<sub>BB</sub> = 13.5 V, input is from low to high, load is a 470-µF capacitive load, ILIM pin is shorted to GND. CH4 is the output current. CH3 is the input step. CH2 is the output voltage, VOUT. CH1 is the supply voltage, VBB

⊠ 9-6 shows a test example of a enable into short-circuit inrush current limit. Test conditions: V<sub>BB</sub>= 13.5 V, input is low to high, load is 5 µH + 100 mΩ, ILIM pin is shorted to GND. CH4 is the output current. CH3 is the input step. CH2 is the output voltage, VOUT. CH1 is the supply voltage, VBB

⊠ 9-7 shows a test example of a load step from 500 mA to 3 A back to 500 mA. Test conditions: V<sub>BB</sub>= 13.5 V, input is high, load is 6.75 Ω and then changed to 4.5 Ω then back to 6.75 Ω, ILIM pin is shorted to GND. CH4 is the output current. CH3 is the SNS pin. CH2 is the output voltage, VOUT. CH1 is the supply voltage, VBB





# 10 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system. The supply voltage must be within the range specified in the *Recommended Operating Conditions*.

VBB Voltage Range	Note
3 V to 6 V	Extended lower 12-V automotive battery operation such as cold crank and start-stop. Device is fully functional but current sense and current limit accuracies do not apply as well as timing parametrics can deviate from specification.
6 V to 18 V	Nominal 12-V automotive battery voltage range. All parametric specifications apply and the device is fully functional and protected.
18 V to 28 V	Extended upper 12-V automotive battery operation such as double battery. Device is fully functional and protected but timing parametrics can deviate from specifications
35 V	Load dump voltage. Device is operational and lets the pulse pass through without being damaged but does not protect against short circuits.

# 11 Layout

# 11.1 Layout Guidelines

To prevent thermal shutdown, T<sub>J</sub> must be less than 150°C. If the output current is very high, the power dissipation can be large. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heatflow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Plate shut or plug and cap all thermal vias on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage must be at least 85%.

# 11.2 Layout Example

# 11.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.






図 11-1. Layout Without a GND Network



# 11.2.2 With a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




図 11-2. Layout With a GND Network

# **11.3 Thermal Considerations**

This device possesses thermal shutdown ( $T_{ABS}$ ) circuitry as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal shutdown hysteresis, the output turns on again.

Calculate the power dissipated by the device according to Equation 13.

$$P_T = I_{OUT}^2 \times R_{DSON} + V_{BB} \times I_Q$$

where

• P<sub>T</sub> = total power dissipation of the device

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_{\rm J} = T_{\rm A} + R_{\rm \theta JA} \times P_{\rm T} \tag{17}$$

For more information, please see the *How to Drive Resistive, Inductive, Capacitive, and Lighting Loads* application note.

(16)



# 12 Device and Documentation Support

# **12.1 Documentation Support**

### 12.1.1 Related Documentation

For related documentation see the following:

• Texas Instruments, How to Drive Resistive, Inductive, Capacitive, and Lighting Loads application note

### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

# 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### **12.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1HC100BQPWPRQ1	ACTIVE	HTSSOP	PWP	14	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1HC100Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated