

TPS20xxB 電流制限、パワー・ディストリビューション・スイッチ

1 特長

- 70mΩ ハイサイド MOSFET
- 500mA の連続電流
- 過熱および短絡保護
- 正確な電流制限 (最小 0.75A、最大 1.25A)
- 動作範囲: 2.7V~5.5V
- 0.6ms の立ち上がり時間 (代表値)
- 低電圧誤動作防止
- デグリッチ フォルトレポート (\overline{OC})
- 電源投入時の \overline{OC} グリッチなし
- スタンバイ時の最大電源電流: 1μA (シングル、デュアル) または 2μA (トリプル、クワッド)
- 周囲温度範囲: -40°C~85°C
- UL レコグナイズド、ファイル番号 E169910
- 一括構成用の TPS2042B および TPS2052B について追加の UL レコグニションを取得

2 アプリケーション

- 大きな容量性負荷
- 短絡保護

3 概要


TPS20xxB パワー ディストリビューション スイッチは、大きな容量性負荷があり、短絡が発生しやすいアプリケーションを対象としています。これらのデバイスは、複数のパワースイッチを 1 つのパッケージに搭載する必要があるパワーディストリビューション システム向けに、70mΩ N チャネル MOSFET パワー スイッチを内蔵しています。各スイッチは、ロジック イネーブル入力によって制御されます。ゲートドライブは、スイッチング中の電流サージを最小限に抑えるためにパワー スイッチの立ち上がり時間と立ち下がり時間を制御するように設計された、内部チャージ ポンプによって提供されています。チャージ ポンプには外付け部品が不要で、最低 2.7V の電源で動作できます。

出力負荷が電流制限スレッショルドを超えた場合、または短絡が存在する場合、デバイスは定電流モードに切り替えて過電流 (\overline{OCx}) ロジック出力を Low にすることで、出力電流を安全なレベルに制限します。連続的に大きな過負荷と短絡が発生すると、スイッチの消費電力が増加し、接合部温度が上昇すると、熱保護回路によってスイッチがシャットオフされ、損傷を防止します。デバイスの温度が十分に低下すると、自動的にサーマル シャットダウンからの回復が行われます。内部回路により、有効な入力電圧が印加されるまでスイッチがオフに維持されます。このパワーディストリビューション スイッチは、電流制限を 1A (標準値) に設定するように設計されています。

製品情報

部品番号	パッケージ (1)	本体サイズ (公称)
TPS20xxB	SOIC (8)	4.90mm × 3.91mm
	SOIC (16)	9.90mm × 3.91mm
	SOT-23 (5)	2.90mm × 1.60mm
	HVSSOP (8)	3.00mm × 3.00mm
	SON (8)	3.00mm × 3.00mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。










代表的なアプリケーション回路図




Table of Contents

1 特長	1	8.4 Device Functional Modes.....	23
2 アプリケーション	1	9 Application and Implementation	24
3 概要	1	9.1 Application Information.....	24
4 General Switch Catalog	3	9.2 Typical Application.....	24
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	37
6 Specifications	6	10.1 Undervoltage Lockout (UVLO).....	37
6.1 Absolute Maximum Ratings.....	6	11 Layout	38
6.2 ESD Ratings.....	6	11.1 Layout Guidelines.....	38
6.3 Recommended Operating Conditions.....	6	11.2 Layout Example.....	38
6.4 Thermal Information.....	6	11.3 Power Dissipation.....	38
6.5 Electrical Characteristics.....	7	11.4 Thermal Protection.....	39
6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD).....	9	12 Device and Documentation Support	40
6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD).....	13	12.1 ドキュメントの更新通知を受け取る方法.....	40
7 Parameter Measurement Information	16	12.2 サポート・リソース.....	40
8 Detailed Description	17	12.3 Trademarks.....	40
8.1 Overview.....	17	12.4 静電気放電に関する注意事項.....	40
8.2 Functional Block Diagrams.....	17	12.5 用語集.....	40
8.3 Feature Description.....	20	13 Revision History	40
		14 Mechanical, Packaging, and Orderable Information	41

4 General Switch Catalog


GENERAL SWITCH CATALOG						
<p>33 mΩ, Single</p>  <p>TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A</p>	<p>80 mΩ, Single</p>  <p>TPS2014 600 mA TPS2015 1 A TPS2041B 500 mA TPS2051B 500 mA TPS2045A 250 mA TPS2049 100 mA TPS2055A 250 mA TPS2061 1 A TPS2065 1 A TPS2068 1.5 A TPS2069 1.5 A</p>	<p>80 mΩ, Dual</p>  <p>TPS2042B 500 mA TPS2052B 500 mA TPS2046B 250 mA TPS2056 250 mA TPS2062 1 A TPS2066 1 A TPS2060 1.5 A TPS2064 1.5 A</p>	<p>80 mΩ, Dual</p>  <p>TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA</p>	<p>80 mΩ, Triple</p>  <p>TPS2043B 500 mA TPS2053B 500 mA TPS2047B 250 mA TPS2057A 250 mA TPS2063 1 A TPS2067 1 A</p>	<p>80 mΩ, Quad</p>  <p>TPS2044B 500 mA TPS2054B 500 mA TPS2048A 250 mA TPS2058 250 mA</p>	<p>80 mΩ, Quad</p>  <p>TPS2085 500 mA TPS2086 500 mA TPS2087 500 mA TPS2095 250 mA TPS2096 250 mA TPS2097 250 mA</p>

5 Pin Configuration and Functions




† All enable outputs are active high for the TPS205xB series.

✎ 5-1. TPS2041B and TPS2051B: DBV Package 5-Pin SOT-23 Top View




† All enable outputs are active high for the TPS205xB series.

✎ 5-2. TPS2041B and TPS2051B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

✎ 5-3. TPS2042B and TPS2052B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

✎ 5-4. TPS2042B and TPS2052B: DRB Package 8-Pin SON Top View



† All enable outputs are active high for the TPS205xB series.

✎ 5-5. TPS2043B and TPS2053B: D Package 16-Pin SOIC Top View



† All enable outputs are active high for the TPS205xB series.

✎ 5-6. TPS2044B and TPS2054B: D Package 16-Pin SOIC Top View

表 5-1. Pin Functions (TPS2041B and TPS2051B)

NAME	PIN				I/O	DESCRIPTION
	TPS2041B	TPS2051B	TPS2041B	TPS2051B		
EN	4	—	4	—	I	Enable input, logic low turns on power switch
EN	—	4	—	4	I	Enable input, logic high turns on power switch
GND	1	1	2	2	—	Ground
IN	2, 3	2, 3	5	5	I	Input voltage
OC	5	5	3	3	O	Overcurrent open-drain output, active-low

表 5-1. Pin Functions (TPS2041B and TPS2051B) (続き)

NAME	PIN				I/O	DESCRIPTION
	TPS2041B	TPS2051B	TPS2041B	TPS2051B		
	SOIC AND DGN		SOT-23			
OUT	6, 7, 8	6, 7, 8	1	1	O	Power-switch output

表 5-2. Pin Functions (TPS2042B and TPS2052B)

NAME	PIN		I/O	DESCRIPTION
	TPS2042B	TPS2052B		
	SOIC, HVSSOP, SON			
EN1	3	—	I	Enable input, logic low turns on power switch IN-OUT1
EN2	4	—	I	Enable input, logic low turns on power switch IN-OUT2
EN1	—	3	I	Enable input, logic high turns on power switch IN-OUT1
EN2	—	4	I	Enable input, logic high turns on power switch IN-OUT2
GND	1	1	—	Ground
IN	2	2	I	Input voltage
OC1	8	8	O	Overcurrent, open-drain output, active low, IN-OUT1
OC2	5	5	O	Overcurrent, open-drain output, active low, IN-OUT2
OUT1	7	7	O	Power-switch output, IN-OUT1
OUT2	6	6	O	Power-switch output, IN-OUT2
PowerPAD™	—	—	—	Internally connected to GND; used to heat-sink the part to the circuit board traces. Must be connected to GND pin.

表 5-3. Pin Functions (TPS2043B and TPS2053B)

NAME	PIN		I/O	DESCRIPTION
	TPS2043B	TPS2053B		
	SOIC	SOIC		
EN1	3	—	I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4	—	I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7	—	I	Enable input, logic low turns on power switch IN2-OUT3
EN1	—	3	I	Enable input, logic high turns on power switch IN1-OUT1
EN2	—	4	I	Enable input, logic high turns on power switch IN1-OUT2
EN3	—	7	I	Enable input, logic high turns on power switch IN2-OUT3
GND	1, 5	1, 5	—	Ground
IN1	2	2	I	Input voltage for OUT1 and OUT2
IN2	6	6	I	Input voltage for OUT3
NC	8, 9, 10	8, 9, 10	—	No connection
OC1	16	16	O	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	O	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	O	Overcurrent, open-drain output, active low, IN2-OUT3
OUT1	15	15	O	Power-switch output, IN1-OUT1
OUT2	14	14	O	Power-switch output, IN1-OUT2
OUT3	11	11	O	Power-switch output, IN2-OUT3

表 5-4. Pin Functions (TPS2044B and TPS2054B)

NAME	PIN		I/O	DESCRIPTION
	TPS2044B	TPS2054B		
	SOIC	SOIC		
EN1	3	—	I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4	—	I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7	—	I	Enable input, logic low turns on power switch IN2-OUT3
EN4	8	—	I	Enable input, logic low turns on power switch IN2-OUT4
EN1	—	3	I	Enable input, logic high turns on power switch IN1-OUT1
EN2	—	4	I	Enable input, logic high turns on power switch IN1-OUT2
EN3	—	7	I	Enable input, logic high turns on power switch IN2-OUT3
EN4	—	8	I	Enable input, logic high turns on power switch IN2-OUT4
GND	1, 5	1, 5	—	Ground
IN1	2	2	I	Input voltage for OUT1 and OUT2
IN2	6	6	I	Input voltage for OUT3 and OUT4
OC1	16	16	O	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	O	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	O	Overcurrent, open-drain output, active low, IN2-OUT3
OC4	9	9	O	Overcurrent, open-drain output, active low, IN2-OUT4
OUT1	15	15	O	Power-switch output, IN1-OUT1
OUT2	14	14	O	Power-switch output, IN1-OUT2
OUT3	11	11	O	Power-switch output, IN2-OUT3
OUT4	10	10	O	Power-switch output, IN2-OUT4

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
$V_{I(IN)}$, $V_{I(INx)}$	Input voltage ⁽²⁾	-0.3	6	V
$V_{O(OUT)}$, $V_{O(OUTx)}$ ⁽²⁾	Output voltage	-0.3	6	V
$V_{I(EN)}$, $V_{I(ENx)}$, $V_{I(EN)}$, $V_{I(ENx)}$	Input voltage	-0.3	6	V
$V_{I(OC)}$, $V_{I(OCx)}$	Voltage range	-0.3	6	V
$I_{O(OUT)}$, $I_{O(OUTx)}$	Continuous output current	Internally limited		
T_J	Operating virtual junction temperature	-40	125	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{I(IN)}$, $V_{I(INx)}$	Input voltage	2.7		5.5	V
$V_{I(EN)}$, $V_{I(ENx)}$, $V_{I(EN)}$, $V_{I(ENx)}$	Input voltage	0		5.5	V
$I_{O(OUT)}$, $I_{O(OUTx)}$	Continuous output current	0		500	mA
T_J	Operating virtual junction temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	D (SOIC)		DBV (SOT-23)	DGN (HVSSOP)	DRB (SON)	UNIT
	8 PINS	16 PINS	5 PINS	8 PINS	8 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	119.3	81.6	208.6	53.6	47.5	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	67.6	42.7	122.9	58.7	53	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	59.6	39.1	37.8	35.5	14.2	°C/W
ψ_{JT} Junction-to-top characterization parameter	20.3	10.4	14.6	2.7	1.2	°C/W
ψ_{JB} Junction-to-board characterization parameter	59.1	38.8	36.9	35.3	14.2	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	6.7	7.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating junction temperature range, $V_{I(IN)} = 5.5\text{ V}$, $I_O = 0.5\text{ A}$, $V_{I(ENx)} = 0\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
POWER SWITCH							
$r_{DS(on)}$	Static drain-source on-state resistance, 5-V operation and 3.3-V operation	$V_{I(IN)} = 5\text{ V}$ or 3.3 V , $I_O = 0.5\text{ A}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	D and DGN packages	70	135		m Ω
			DBV package only	95	140		
	Static drain-source on-state resistance, 2.7-V operation	$V_{I(IN)} = 2.7\text{ V}$, $I_O = 0.5\text{ A}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	D and DGN packages	75	150		m Ω
	Static drain-source on-state resistance, 5-V operation	$V_{I(IN)} = 5\text{ V}$, $I_O = 1\text{ A}$, OUT1 and OUT2 connected, $0^\circ\text{C} \leq T_J \leq 70^\circ\text{C}$	DGN package, TPS2042B/52B			49	m Ω
t_r	Rise time, output	$V_{I(IN)} = 5.5\text{ V}$	$C_L = 1\text{ }\mu\text{F}$, $R_L = 10\text{ }\Omega$	$T_J = 25^\circ\text{C}$	0.6	1.5	ms
		$V_{I(IN)} = 2.7\text{ V}$			0.4	1	
t_f	Fall time, output	$V_{I(IN)} = 5.5\text{ V}$			0.05	0.5	
		$V_{I(IN)} = 2.7\text{ V}$			0.05	0.5	
ENABLE INPUT EN AND ENx							
V_{IH}	High-level input voltage	$2.7\text{ V} \leq V_{I(IN)} \leq 5.5\text{ V}$		2			V
V_{IL}	Low-level input voltage	$2.7\text{ V} \leq V_{I(IN)} \leq 5.5\text{ V}$			0.8		
I_I	Input current	$V_{I(ENx)} = 0\text{ V}$ or 5.5 V		-0.5		0.5	μA
t_{on}	Turnon time	$C_L = 100\text{ }\mu\text{F}$, $R_L = 10\text{ }\Omega$				3	ms
t_{off}	Turnoff time	$C_L = 100\text{ }\mu\text{F}$, $R_L = 10\text{ }\Omega$				10	
CURRENT LIMIT							
I_{os}	Short-circuit output current	$V_{I(IN)} = 5\text{ V}$, OUT connected to GND, device enabled into short-circuit	$T_J = 25^\circ\text{C}$	0.75	1	1.25	A
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.7	1	1.3	
		$V_{I(IN)} = 5\text{ V}$, OUT1 and OUT2 connected to GND, device enabled into short-circuit, measure at IN	$0^\circ\text{C} \leq T_J \leq 70^\circ\text{C}$ TPS2042B/52B	1.5			
$I_{OC}^{(2)}$	Overcurrent trip threshold	$V_{IN} = 5\text{ V}$, 100 A/s	TPS2042B TPS2052B (DRB package only)	I_{os}	1.55	2	A
SUPPLY CURRENT (TPS2041B, TPS2051B)							
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$, or $V_{I(ENx)} = 0\text{ V}$	$T_J = 25^\circ\text{C}$	0.5	1	μA		
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	5			
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 0\text{ V}$, or $V_{I(ENx)} = 5.5\text{ V}$	$T_J = 25^\circ\text{C}$	75	95	μA		
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	75	95			
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5\text{ V}$, or $V_{I(ENx)} = 0\text{ V}$	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA		
Reverse leakage current	$V_{I(OUTx)} = 5.5\text{ V}$, IN = ground	$T_J = 25^\circ\text{C}$	0		μA		
SUPPLY CURRENT (TPS2042B, TPS2052B)							
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$	$T_J = 25^\circ\text{C}$	0.5	1	μA		
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	5			
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 0\text{ V}$	TPS20x2B (DRB package only)	$T_J = 25^\circ\text{C}$	50	70	μA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	50	90		
		TPS20x2B (D and DGN packages)	$T_J = 25^\circ\text{C}$	95	120	uA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	95	120		
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5\text{ V}$	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA		
Reverse leakage current	$V_{I(OUTx)} = 5.5\text{ V}$, IN = ground	$T_J = 25^\circ\text{C}$	0.2		μA		


6.5 Electrical Characteristics (続き)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5\text{ V}$, $I_O = 0.5\text{ A}$, $V_{I(ENx)} = 0\text{ V}$ (unless otherwise noted)


PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
SUPPLY CURRENT (TPS2043B, TPS2053B)					
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 0\text{ V}$	$T_J = 25^\circ\text{C}$	0.5	2	μA
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	10	
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$	$T_J = 25^\circ\text{C}$	65	90	μA
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	65	110	
Leakage current	OUT connected to ground, $V_{I(ENx)} = 0\text{ V}$	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA
Reverse leakage current	$V_{I(OUTx)} = 5.5\text{ V}$, $\text{INx} = \text{ground}$	$T_J = 25^\circ\text{C}$	0.2		μA
SUPPLY CURRENT (TPS2044B, TPS2054B)					
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$, or $V_{I(ENx)} = 0\text{ V}$	$T_J = 25^\circ\text{C}$	0.5	2	μA
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	10	
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 0\text{ V}$, or $V_{I(ENx)} = 5.5\text{ V}$	$T_J = 25^\circ\text{C}$	75	110	μA
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	75	140	
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5\text{ V}$, or $V_{I(ENx)} = 0\text{ V}$	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA
Reverse leakage current	$V_{I(OUTx)} = 5.5\text{ V}$, $\text{INx} = \text{ground}$	$T_J = 25^\circ\text{C}$	0.2		μA
UNDERVOLTAGE LOCKOUT (TPS20x3BD, TPS20x4BD, & TPS20x2BDRB)					
Low-level input voltage, IN, INx			2	2.5	V
Hysteresis, IN, INx	$T_J = 25^\circ\text{C}$		75		mV
UNDERVOLTAGE LOCKOUT (TPS20x1B & TPS20x2B; D/DBV/DGN packages)					
Low-level input voltage, IN, INx			2	2.6	V
Hysteresis, IN, INx	$T_J = 25^\circ\text{C}$		75		mV
OVERCURRENT $\overline{\text{OC}}$ and $\overline{\text{OCx}}$					
Output low voltage, $V_{OL(OCx)}$	$I_{O(\overline{\text{OCx}})} = 5\text{ mA}$			0.4	V
Off-state current	$V_{O(\overline{\text{OCx}})} = 5\text{ V}$ or 3.3 V			1	μA
$\overline{\text{OC}}$ deglitch	$\overline{\text{OCx}}$ assertion or deassertion		4	8	15
THERMAL SHUTDOWN⁽³⁾					
Thermal shutdown threshold			135		$^\circ\text{C}$
Recovery from thermal shutdown			125		$^\circ\text{C}$
Hysteresis			10		$^\circ\text{C}$

- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
- (2) TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages do not have overcurrent trip thresholds. Current is limited to I_{OS} under different test condition. Check [セクション 8.3.7](#) for more details.
- (3) The thermal shutdown only reacts under overcurrent conditions.


6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD)




6-1. Turnon Time vs Input Voltage




6-2. Turnoff Time vs Input Voltage




6-3. Rise Time vs Input Voltage



6-4. Fall Time vs Input Voltage



6-5. TPS20x2BDRB Supply Current, Output Enabled vs Junction Temperature



6-6. TPS2043B and TPS2053B Supply Current, Output Enabled vs Junction Temperature

6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)




图 6-7. TPS2044B TPS2054B Supply Current, Output Enabled vs Junction Temperature




图 6-8. TPS20x2BDRB Supply Current, Output Disabled vs Junction Temperature




图 6-9. TPS2043B and TPS2053B Supply Current, Output Disabled vs Junction Temperature




图 6-10. TPS2044B and TPS2054B Supply Current, Output Disabled vs Junction Temperature




图 6-11. Static Drain-Source on-State Resistance vs Junction Temperature




图 6-12. Short-Circuit Output Current vs Junction Temperature

6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)




图 6-13. Threshold Trip Current vs Input Voltage




图 6-14. Threshold Trip Current vs Input Voltage




图 6-15. Undervoltage Lockout vs Junction Temperature




图 6-16. Current-Limit Response vs Peak Current




图 6-17. Turnon Delay and Rise Time With 1-μF Load




图 6-18. Turnoff Delay and Fall Time With 1-μF Load

6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)




图 6-19. Turnon Delay and Rise Time With 100-µF Load




图 6-20. Turnoff Delay and Fall Time With 100-µF Load




图 6-21. Short-Circuit Current, Device Enabled Into Short




图 6-22. Inrush Current With Different Load Capacitance




图 6-23. 3-Ω Load Connected to Enabled Device




图 6-24. 2-Ω Load Connected to Enabled Device

6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD)




図 6-25. Turnon Time vs Input Voltage




図 6-26. Turnoff Time vs Input Voltage




図 6-27. Rise Time vs Input Voltage




図 6-28. Fall Time vs Input Voltage




図 6-29. TPS2051BDBV Supply Current, Output Enabled vs Junction Temperature




図 6-30. TPS2052BD Supply Current, Output Enabled vs Junction Temperature

6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD) (continued)




图 6-31. TPS2051BDBV Supply Current, Output Disabled vs Junction Temperature




图 6-32. TPS2052BD Supply Current, Output Disabled vs Junction Temperature




图 6-33. DBV Package Static Drain-Source on-State Resistance vs Junction Temperature




图 6-34. D Package Static Drain-Source on-State Resistance vs Junction Temperature




图 6-35. Short-Circuit Output Current vs Junction Temperature






图 6-36. Undervoltage Lockout vs Junction Temperature


6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD) (continued)




6-37. Current-Limit Response vs Peak Current




6-38. Turnon Delay and Rise Time With 1-µF Load




6-39. Turnoff Delay and Fall Time With 1-µF Load



6-40. Turnon Delay and Rise Time With 100-µF Load






6-41. Turnoff Delay and Fall Time With 100-µF Load




6-42. Short-Circuit Current, Device Enabled Into Short

6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD) (continued)



7 Parameter Measurement Information




7-1. Test Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TPS20xxB are current-limited, power-distribution switches providing 0.5-A continuous load current. These devices incorporate 70-mΩ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Gate driver is provided by an internal charge pump designed to minimize current surges during switching. The charge pump requires no external components and allows operation supplies as low as 2.7 V.


8.2 Functional Block Diagrams



Note A: Current sense

Note B: Active low ($\overline{\text{EN}}$) for TPS2041B; Active high (EN) for TPS2051B


8-1. Functional Block Diagram (TPS2041B and TPS2051B)



Note A: Current sense

Note B: Active low ($\overline{\text{ENx}}$) for TPS2042B; Active high (ENx) for TPS2052B


8-2. Functional Block Diagram (TPS2042B and TPS2052B)



Note A: Current sense

Note B: Active low (\overline{ENx}) for TPS2043B; Active high (ENx) for TPS2053B

8-3. Functional Block Diagram (TPS2043B and TPS2053B)



Note A: Current sense

Note B: Active low ($\overline{\text{ENx}}$) for TPS2044B; Active high (ENx) for TPS2054B

図 8-4. Functional Block Diagram (TPS2044B and TPS2054B)

8.3 Feature Description

8.3.1 Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

8.3.2 Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

8.3.3 Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

8.3.4 Enable (\overline{EN})

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic high is present on \overline{EN} . A logic zero input on \overline{EN} restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

8.3.5 Enable (ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

8.3.6 Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.


8.3.7 Overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

There are two kinds of current limit profiles for the TPS20xxB family of devices.

The TPS20x3BD, TPS20x4BD, and TPS20x2BDRB devices have an output I vs V characteristic similar to the plot labeled **Current Limit with Peaking** in [Figure 8-5](#). This type of limiting can be characterized by two parameters, the overcurrent trip threshold (I_{OC}), and the short-circuit output current threshold (I_{OS}).

The TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages have an output I vs V characteristic similar to the plot labeled **Flat Current Limit** in [Figure 8-5](#). This type of limiting can be characterized by one parameter, the short circuit current (I_{OS}).



8-5. Current Limit Profiles

8.3.7.1 Overcurrent Conditions (TPS20x3BD, TPS20x4BD, and TPS20x2BDRB)

Three possible overload conditions can occur for TPS20x3BD, TPS20x4BD, and TPS20x2BDRB devices. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see 6-21 through 6-24). The TPS20xxB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold (I_{OC})), the device switches into constant-current mode and current is limited at the short-circuit output current threshold (I_{OS}).

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the overcurrent trip threshold (I_{OC}) is reached or until the thermal limit of the device is exceeded. The TPS20x3BD, TPS20x4BD, and TPS20x2BDRB are capable of delivering current up to the current-limit threshold without damaging the device. Once the overcurrent trip threshold (I_{OC}) has been reached, the device switches into its constant-current mode current is limited at the short-circuit output current threshold (I_{OS}).

8.3.7.2 Overcurrent Conditions (TPS20x1B & TPS20x2B in D, DGN, and DBV packages)

Three possible overload conditions can occur for the TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see 6-42 through 6-45). The TPS20xxB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the short-circuit output current threshold (I_{OS}) is reached, the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. After the short-circuit output current threshold (I_{OS}) is reached, the device switches into constant-current mode.

8.3.8 Overcurrent (\overline{OCx})

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the \overline{OCx} signal from oscillation or false triggering. If an overtemperature shutdown occurs, the \overline{OCx} is asserted instantaneously.

8.3.9 Thermal Sense

The TPS20xxB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until

the fault is removed. The open-drain false reporting output (\overline{OCx}) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

8.3.10 Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

8.4 Device Functional Modes

There are no other functional modes for TPS20xxB devices.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.1.1 Universal Serial Bus (USB) Applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts and self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS20xxB can provide power-distribution solutions to many of these classes of devices.

9.2 Typical Application

9.2.1 Typical Application (TPS2042B)




図 9-1. Typical Application (Example, TPS2042B)

9.2.1.1 Design Requirements

表 9-1 shows the design parameters for this application.

表 9-1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage	5 V

表 9-1. Design Parameters (続き)

DESIGN PARAMETER	VALUE
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Power-Supply Considerations

TI recommends placing a 0.01- μ F to 0.1- μ F ceramic bypass capacitor between IN and GND, close to the device. When the output load is heavy, TI recommends placing a high-value electrolytic capacitor on the necessary output pins. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

9.2.1.2.2 \overline{OC} Response

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on \overline{OCx} occurs due to the 10-ms deglitch circuit. The TPS20xxB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. \overline{OCx} is not deglitched when the switch is turned off due to an overtemperature shutdown.




図 9-2. Typical Circuit for the \overline{OC} Pin (Example, TPS2042B)

9.2.1.3 Application Curves






図 9-3. Turnon Delay and Rise Time With 1- μ F Load


図 9-4. Turnoff Delay and Fall Time With 1- μ F Load




9-5. Turnon Delay and Rise Time With 100- μ F Load




9-6. Turnoff Delay and Fall Time With 100- μ F Load




9-7. Short-Circuit Current, Device Enabled Into Short



9-8. Inrush Current With Different Load Capacitance




9-9. 3- Ω Load Connected to Enabled Device



9-10. 2- Ω Load Connected to Enabled Device


9.2.2 Host and Self-Powered and Bus-Powered Hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see [9-11](#) and [9-12](#)). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.



Copyright © 2016, Texas Instruments Incorporated

☒ 9-11. Typical One-Port USB Host and Self-Powered Hub



Copyright © 2016, Texas Instruments Incorporated

☒ 9-12. Typical Four-Port USB Host and Self-Powered Hub

9.2.2.1 Design Requirements


9.2.2.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts and self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- Bus-powered hubs must:
 - Enable/disable power to downstream ports


- Power up at <math><100\text{ mA}</math>
- Limit inrush current (<math><44\ \Omega</math> and $10\ \mu\text{F}$)
- Functions must:
 - Limit inrush currents
 - Power up at <math><100\text{ mA}</math>

The feature set of the TPS20xxB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see [Figure 9-13](#) through [Figure 9-16](#)).



† USB rev 1.1 requires 120 μF per hub.


Figure 9-13. Hybrid Self and Bus-Powered Hub Implementation, TPS2041B and TPS2051B



† USB rev 1.1 requires 120 μF per hub.

Copyright © 2016, Texas Instruments Incorporated


9-14. Hybrid Self and Bus-Powered Hub Implementation, TPS2042B and TPS2052B



† USB rev 1.1 requires 120 μF per hub.

Copyright © 2016, Texas Instruments Incorporated

9-15. Hybrid Self and Bus-Powered Hub Implementation, TPS2043B and TPS2053B



† USB rev 1.1 requires 120 µF per hub.

Copyright © 2016, Texas Instruments Incorporated

9-16. Hybrid Self and Bus-Powered Hub Implementation, TPS2044B and TPS2054B


9.2.2.2 Detailed Design Procedure

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

9.2.2.2.1 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can

draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μF at power up, the device must implement inrush current limiting (see [Figure 9-17](#)).



Copyright © 2016, Texas Instruments Incorporated

Figure 9-17. High-Power Bus-Powered Function (Example, TPS2042B)

9.2.2.3 Application Curves




Figure 9-18. Turnon Delay and Rise Time With 1-μF Load




Figure 9-19. Turnoff Delay and Fall Time with 1-μF Load




Figure 9-20. Turnon Delay and Rise Time With 100-μF Load







Figure 9-21. Turnoff Delay and Fall Time With 100-μF Load




9-22. Short-Circuit Current, Device Enabled Into Short



9-23. Inrush Current With Different Load Capacitance



9-24. 3-Ω Load Connected to Enabled Device



9-25. 2-Ω Load Connected to Enabled Device

9.2.3 Generic Hot-Plug Applications

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS20xxB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS20xxB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




図 9-26. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS20xxB between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

9.2.3.1 Design Requirements

表 9-2 shows the design parameters for this application.

表 9-2. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A







9.2.3.2 Detailed Design Procedure


To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Normal Input Operation Voltage
- Current Limit


Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage undershoot from exceeding the UVLO of other load share one power rail with TPS2042 device or overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. Preventing voltage undershoots and overshoots is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply. Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output to reduce the undershoot, which is caused by the inductance of the output power bus just after a short has occurred and the TPS2042 device has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges.

9.2.3.3 Application Curves





9-33. 3-Ω Load Connected to Enabled Device



9-34. 2-Ω Load Connected to Enabled Device

10 Power Supply Recommendations

10.1 Undervoltage Lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. The UVLO facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

11 Layout

11.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- Placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin is recommended when large transient currents are expected on the output.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

11.2 Layout Example




図 11-1. Layout Recommendation

11.3 Power Dissipation

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from 図 6-11. Using this value, the power dissipation per switch can be calculated by 式:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature with 式:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where

- T_A = Ambient temperature °C
- $R_{\theta JA}$ = Thermal resistance
- P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

11.4 Thermal Protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS20xxB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OCx} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

12 Device and Documentation Support

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

12.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

13 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision O (June 2024) to Revision P (August 2024)	Page
• Removed revision history comment about adding TPS2051BDB to this section.....	21

Changes from Revision N (July 2023) to Revision O (June 2024)	Page
• データシートの初版リリースに合わせて作成日を 2010 年 6 月から 2004 年 4 月に更新.....	1
• 「消費電力定格」表を削除.....	1
• Deleted "TPS2042xx and TPS2053xx" in table title.....	6
• Updated max UVLO and Supply current, high-level output values for the TPS2041BDR, TPS2041BDGNR, TPS2042BDR, TPS2042BDGNR, TPS2051BDR, TPS2051BDGNR, TPS2052BDGNR, and TPS2041BDBVR.....	7
• Updated Overcurrent trip threshold to apply only to TPS2042B and TPS2052B (DRB packages only).....	7
• Updated セクション 8.3.7 to show that the TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages do not have overcurrent trip thresholds.....	21
• Updated セクション 8.3.7.1	22
• Updated セクション 8.3.7.2	22

Changes from Revision M (June 2016) to Revision N (July 2023)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• Update TPS2051BDBV and TPS2052BD electrical characteristics, including overcurrent trip threshold, high-level output supply current and undervoltage lockout.....	7

Changes from Revision L (June 2011) to Revision M (June 2016)	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes, Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	6

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2041BDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	PLII
TPS2041BDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PLII
TPS2041BDBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PLII
TPS2041BDGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	2041B
TPS2041BDGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2041B
TPS2041BDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2041B
TPS2041BDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2041B
TPS2041BDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2041B
TPS2042BDGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B
TPS2042BDGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B
TPS2042BDGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B
TPS2042BDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B
TPS2042BDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B
TPS2042BDRBR	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042
TPS2042BDRBR.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042
TPS2042BDRBT	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042
TPS2042BDRBT.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042
TPS2042BDRBTG4	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042
TPS2042BDRBTG4.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042
TPS2042BDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B
TPS2043BD	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2043B
TPS2043BD.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2043B
TPS2043BDR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2043B
TPS2043BDR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2043B
TPS2043BDRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2043B
TPS2044BD	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2044B
TPS2044BD.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2044B
TPS2044BDG4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2044B
TPS2044BDR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2044B

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2044BDR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2044B
TPS2044BDRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2044B
TPS2051BDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	PLJI
TPS2051BDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PLJI
TPS2051BDBVR1G4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	PLJI
TPS2051BDBVT	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	-40 to 125	PLJI
TPS2051BDGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	2051B
TPS2051BDGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051B
TPS2051BDGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051B
TPS2051BDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051B
TPS2051BDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051B
TPS2051BDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051B
TPS2052BD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 125	2052B
TPS2052BDGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052B
TPS2052BDGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052B
TPS2052BDGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052B
TPS2052BDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052B
TPS2052BDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052B
TPS2052BDRBR	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052
TPS2052BDRBR.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052
TPS2052BDRBR.B	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052
TPS2052BDRBT	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052
TPS2052BDRBT.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052
TPS2052BDRBT.B	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052
TPS2052BDRBTG4	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052
TPS2052BDRBTG4.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2052
TPS2053BD	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2053B
TPS2053BD.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2053B
TPS2053BDR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2053B
TPS2053BDR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2053B
TPS2054BD	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2054B

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2054BD.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2054B
TPS2054BDR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2054B
TPS2054BDR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2054B
TPS2054BDRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2054B
TPS2054BDRG4.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2054B

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2041B, TPS2042B, TPS2051B :

- Automotive : [TPS2041B-Q1](#), [TPS2042B-Q1](#), [TPS2051B-Q1](#)
- Enhanced Product : [TPS2041B-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041BDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2041BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2041BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2042BDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2042BDRBTG4	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2043BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2044BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2051BDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2051BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2051BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2052BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2052BDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2052BDRBTG4	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2053BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2054BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2054BDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041BDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2041BDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2041BDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
TPS2041BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2041BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2042BDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
TPS2042BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2042BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2042BDRBR	SON	DRB	8	3000	346.0	346.0	35.0
TPS2042BDRBT	SON	DRB	8	250	200.0	183.0	25.0
TPS2042BDRBTG4	SON	DRB	8	250	200.0	183.0	25.0
TPS2043BDR	SOIC	D	16	2500	353.0	353.0	32.0
TPS2044BDR	SOIC	D	16	2500	353.0	353.0	32.0
TPS2051BDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2051BDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
TPS2051BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2051BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2052BDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2052BDGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2052BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2052BDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2052BDRBR	SON	DRB	8	3000	346.0	346.0	35.0
TPS2052BDRBT	SON	DRB	8	250	200.0	183.0	25.0
TPS2052BDRBTG4	SON	DRB	8	250	200.0	183.0	25.0
TPS2053BDR	SOIC	D	16	2500	340.5	336.1	32.0
TPS2054BDR	SOIC	D	16	2500	353.0	353.0	32.0
TPS2054BDRG4	SOIC	D	16	2500	353.0	353.0	32.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS2043BD	D	SOIC	16	40	507	8	3940	4.32
TPS2043BD.A	D	SOIC	16	40	507	8	3940	4.32
TPS2044BD	D	SOIC	16	40	507	8	3940	4.32
TPS2044BD.A	D	SOIC	16	40	507	8	3940	4.32
TPS2044BDG4	D	SOIC	16	40	507	8	3940	4.32
TPS2053BD	D	SOIC	16	40	507	8	3940	4.32
TPS2053BD.A	D	SOIC	16	40	507	8	3940	4.32
TPS2054BD	D	SOIC	16	40	507	8	3940	4.32
TPS2054BD.A	D	SOIC	16	40	507	8	3940	4.32


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DRB 8

GENERIC PACKAGE VIEW

VSON - 1 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L


DRB0008B



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218876/A 12/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218876/A 12/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
81% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X


4218876/A 12/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B



4218838/A 11/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGN0008C

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4218838/A 11/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008C

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE





SOLDER PASTE EXAMPLE
 EXPOSED PAD 9:
 100% PRINTED SOLDER COVERAGE BY AREA
 SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.79 X 2.15
0.125	1.60 X 1.92 (SHOWN)
0.15	1.46 X 1.75
0.175	1.35 X 1.62

4218838/A 11/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.



4225480/C 11/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGN0008G

PowerPAD™ HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4225480/C 11/2024

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008G

PowerPAD™ HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225480/C 11/2024

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.



NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


DGN0008K

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4231889/A 05/2025

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008K

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
 EXPOSED PAD 9:
 100% PRINTED SOLDER COVERAGE BY AREA
 SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.84 X 2.06
0.125	1.65 X 1.84 (SHOWN)
0.15	1.51 X 1.68
0.175	1.39 X 1.56

4231889/A 05/2025

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月