

# TPS22971 3.6V、3A、6.7mΩオン抵抗、可変高速ターンオンおよびパワー・グッド搭載の負荷スイッチ

## 1 特長

- 入力電圧範囲:  $V_{IN} = 0.65V \sim 3.6V$
- オン抵抗
  - $V_{IN} \geq 1.8V$ において $R_{ON} = 6.7m\Omega$  (標準値)
  - $V_{IN} = 1.05V$ において $R_{ON} = 7.2m\Omega$  (標準値)
  - $V_{IN} = 0.65V$ において $R_{ON} = 8.9m\Omega$  (標準値)
- 最大連続スイッチ電流( $I_{MAX}$ ): 3A
- ON状態( $I_Q$ ):  $3.6V_{IN}$ において $30\mu A$  (標準値)
- OFF状態( $I_{SD}$ ):  $3.6V_{IN}$ において $1\mu A$  (標準値)
- CTピンによりスルー・レートを変更可能
  - 高速ターンオン:  $V_{IN} = 1V$ において $65\mu s$ 以下
- スイッチ・オン後のパワー・グッド(PG)インジケータ
- 低いスレッシュホールド・イネーブル(ON):  $0.9V (V_{IH})$ により、低電圧の制御ロジックを使用可能
- サーマル・シャットダウン( $T_{SD}$ )
- クイック出力放電(QOD):  $150\Omega$  (標準値)

## 2 アプリケーション

- ノートPC、タブレット
- 産業用PC
- スマートフォン
- テレコム
- ストレージ

## 3 概要

TPS22971は省スペースのシングル・チャンネル負荷スイッチで、ターンオンのスルー・レートが制御され、変更可能で、またパワー・グッド・インジケータが組み込まれています。このデバイスにはNチャンネルMOSFETが含まれており、 $0.65V \sim 3.6V$ の低い入力電圧範囲で動作し、最大3Aの連続電流をサポートできます。オン抵抗が $6.7m\Omega$ と低いため、負荷スイッチでの電力損失と電圧降下が最小化されます。このスイッチは、オンおよびオフ入力(ON)により制御され、低電圧の制御信号と直接接続可能です。

TPS22971はデフォルトで、高速なターンオン時間によりスタートアップおよび待ち時間を最小にします。スルー・レートは変更可能で、スルー・レートを減らして突入電流を制限することもできます。パワー・グッド(PG)信号は、ゲートのスレッシュホールドを内部的に監視し、スイッチが完全にオンであることを示します。スイッチがディセーブルのときには、オンチップの $150\Omega$ 抵抗により出力からグラウンドへ迅速に放電が行われ、フローティング状態になることを防止します。


TPS22971は、超小型で省スペースの8ピンWCSPパッケージで供給され、 $-40^\circ C \sim 105^\circ C$ の自由通気温度範囲で動作が規定されています。過熱が発生した場合、内蔵のサーマル・シャットダウンによりデバイスがオフになります。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS22971	DSBGA (8)	1.90mm×0.90mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

### 代表的なアプリケーション



## 目次

<b>1</b>	<b>特長</b> .....	<b>1</b>	8.3	Feature Description .....	<b>12</b>
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	8.4	Device Functional Modes .....	<b>14</b>
<b>3</b>	<b>概要</b> .....	<b>1</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>15</b>
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	9.1	Application Information .....	<b>15</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	9.2	Typical Application .....	<b>17</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>19</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	<b>11</b>	<b>Layout</b> .....	<b>19</b>
6.2	ESD Ratings .....	<b>4</b>	11.1	Layout Guidelines .....	<b>19</b>
6.3	Recommended Operating Conditions .....	<b>4</b>	11.2	Layout Example .....	<b>19</b>
6.4	Thermal Information .....	<b>4</b>	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>20</b>
6.5	Electrical Characteristics .....	<b>5</b>	12.1	ドキュメントのサポート .....	<b>20</b>
6.6	Switching Characteristics .....	<b>6</b>	12.2	ドキュメントの更新通知を受け取る方法 .....	<b>20</b>
6.7	Typical DC Characteristics .....	<b>7</b>	12.3	コミュニティ・リソース .....	<b>20</b>
6.8	Typical AC Characteristics .....	<b>7</b>	12.4	商標 .....	<b>20</b>
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>11</b>	12.5	静電気放電に関する注意事項 .....	<b>20</b>
<b>8</b>	<b>Detailed Description</b> .....	<b>12</b>	12.6	Glossary .....	<b>20</b>
8.1	Overview .....	<b>12</b>	<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>20</b>
8.2	Functional Block Diagram .....	<b>12</b>			

## 4 改訂履歴

### 2017年4月発行のものから更新

**Page**

- デバイスのステータスを「事前情報」から「量産データ」に変更 .....

**1**


### Revision A (July 2017) から Revision B に変更

**Page**

- 「製品情報」表の型番からYZPTを削除 .....
- 「特長」の1.1 $\mu$ Aを1 $\mu$ Aに変更 .....
- 重複したパッケージの図を削除 .....

**1**
**1**
**1**

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CT	C2	O	VOUT slew rate control. Adding capacitance from this pin to ground lowers the output slew rate
GND	D1	GND	Ground
ON	D2	I	Switch enable control input. Do not leave floating
PG	C1	O	Power Good Indication. Open drain releases when the switch is fully on
VOUT	A1, B1	O	Switch output
VIN	A2, B2	I	Switch input

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	4	V
V <sub>OUT</sub>	Output voltage	-0.3	4	V
V <sub>ON</sub>	ON voltage	-0.3	4	V
V <sub>PG</sub>	PG voltage	-0.3	4	V
I <sub>MAX</sub>	Maximum continuous switch current		3	A
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300-μs, 2% duty cycle		4	A
T <sub>J</sub>	Maximum junction temperature	Internally Limited		
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	0.65	3.6	V
V <sub>OUT</sub>	Output voltage		V <sub>IN</sub>	V
V <sub>IH</sub>	High-level input voltage, ON	0.9	3.6	V
V <sub>IL</sub>	Low-level input voltage, ON	0	0.45	V
T <sub>J</sub>	Operating temperature	-40	125	°C
T <sub>A</sub>	Operating free-air temperature	-40	105	°C
C <sub>T</sub>	CT pin capacitor voltage rating	7		V

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS22971	UNIT
		YZP (DSBGA)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	130	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	54	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	51	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	50	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

Unless otherwise noted,  $V_{IN} = 0.65\text{ V}$  to  $3.6\text{ V}$

PARAMETER		TEST CONDITIONS		$T_A$	MIN	TYP	MAX	UNIT
$I_Q$	Quiescent current	$V_{OUT} = \text{Open}$ , Switch enabled	$V_{IN} > 1.2\text{ V}$	$-40^\circ\text{C}$ to $+85^\circ\text{C}$		30	65	$\mu\text{A}$
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			75	
			$V_{IN} \leq 1.2\text{ V}$	$-40^\circ\text{C}$ to $+85^\circ\text{C}$		20	50	
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			55	
$I_{SD}$	Shutdown current	$V_{OUT} = \text{GND}$ , Switch disabled	$V_{IN} > 1.8\text{ V}$	$-40^\circ\text{C}$ to $+85^\circ\text{C}$		1	7.5	$\mu\text{A}$
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			18	
			$V_{IN} \leq 1.8\text{ V}$	$-40^\circ\text{C}$ to $+85^\circ\text{C}$		0.9	5.5	
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			9.5	
$R_{ON}$	ON-resistance	$I_{OUT} = -200\text{ mA}$	$V_{IN} \geq 1.8\text{ V}$	$25^\circ\text{C}$		6.7	10	$\text{m}\Omega$
				$-40^\circ\text{C}$ to $+85^\circ\text{C}$			12	
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			12	
			$V_{IN} = 1.2\text{ V}$	$25^\circ\text{C}$		6.9	10	
				$-40^\circ\text{C}$ to $+85^\circ\text{C}$			12	
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			13	
			$V_{IN} = 1.05\text{ V}$	$25^\circ\text{C}$		7.2	10.5	
				$-40^\circ\text{C}$ to $+85^\circ\text{C}$			13	
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			14	
			$V_{IN} = 0.65\text{ V}$	$25^\circ\text{C}$		8.9	14	
				$-40^\circ\text{C}$ to $+85^\circ\text{C}$			18	
				$-40^\circ\text{C}$ to $+105^\circ\text{C}$			19	
$R_{PD}$	Output pull down resistance <sup>(1)</sup>	$I_{OUT} = 3\text{ mA}$ , Switch disabled	$V_{IN} = 3.6\text{ V}$	$-40^\circ\text{C}$ to $+105^\circ\text{C}$		150		$\Omega$
			$V_{IN} = 0.65\text{ V}$	$-40^\circ\text{C}$ to $+105^\circ\text{C}$		710		$\Omega$
$I_{ON}$	ON input leakage current	$V_{ON} = 0\text{ V}$ to $3.6\text{ V}$		$-40^\circ\text{C}$ to $+105^\circ\text{C}$			0.1	$\mu\text{A}$
$I_{PG,LK}$	Leakage current into PG pin	$V_{PG} = 0\text{ V}$ to $3.6\text{ V}$	$V_{ON} \leq V_{IL}$	$-40^\circ\text{C}$ to $+105^\circ\text{C}$		0.1	8.5	$\mu\text{A}$
$V_{PG,OL}$	PG output low voltage	$V_{PG} = 0\text{ V}$ to $3.6\text{ V}$	$V_{ON} \geq V_{IH}$ , $I_{PG} = 1\text{ mA}$	$-40^\circ\text{C}$ to $+105^\circ\text{C}$			0.2	V
$T_{SD}$	Thermal shutdown	$T_J$ rising				170		$^\circ\text{C}$
$T_{SD,HYS}$	Thermal shutdown hysteresis	$T_J$ falling				30		$^\circ\text{C}$





(1) See the [Quick Output Discharge \(QOD\)](#) section.

## 6.6 Switching Characteristics



All typical values are at 25°C unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>V<sub>IN</sub> = 3.6 V</b>						
t <sub>ON</sub>	Turn-On time	C <sub>T</sub> = 0 pF		54		μs
		C <sub>T</sub> = 1000 pF		198		
		C <sub>T</sub> = 10000 pF		1520		
t <sub>R</sub>	VOUT Rise time	C <sub>T</sub> = 0 pF		35		
		C <sub>T</sub> = 1000 pF		150		
		C <sub>T</sub> = 10000 pF		1230		
t <sub>PG,ON</sub>	PG Turn-On time	C <sub>T</sub> = 0 pF		134		
		C <sub>T</sub> = 1000 pF		314		
		C <sub>T</sub> = 10000 pF		1990		
t <sub>PG,OFF</sub>	PG Turn-Off time			1.9		
t <sub>OFF</sub>	Turn-Off time			3.5		
t <sub>F</sub>	VOUT Fall time	C <sub>L</sub> = 0.1 μF, R <sub>L</sub> = 10 Ω		2.1		
<b>V<sub>IN</sub> = 1.8 V</b>						
t <sub>ON</sub>	Turn-On time	C <sub>T</sub> = 0 pF		41		μs
		C <sub>T</sub> = 1000 pF		126		
		C <sub>T</sub> = 10000 pF		857		
t <sub>R</sub>	VOUT Rise time	C <sub>T</sub> = 0 pF		21		
		C <sub>T</sub> = 1000 pF		82		
		C <sub>T</sub> = 10000 pF		628		
t <sub>PG,ON</sub>	PG Turn-On time	C <sub>T</sub> = 0 pF		105		
		C <sub>T</sub> = 1000 pF		220		
		C <sub>T</sub> = 10000 pF		1230		
t <sub>PG,OFF</sub>	PG Turn-Off time			0.8		
t <sub>OFF</sub>	Turn-Off time			4.8		
t <sub>F</sub>	VOUT Fall time	C <sub>L</sub> = 0.1 μF, R <sub>L</sub> = 10 Ω		2.1		
<b>V<sub>IN</sub> = 0.65 V</b>						
t <sub>ON</sub>	Turn-On time	C <sub>T</sub> = 0 pF		54		μs
		C <sub>T</sub> = 1000 pF		127		
		C <sub>T</sub> = 10000 pF		720		
t <sub>R</sub>	VOUT Rise time	C <sub>T</sub> = 0 pF		21		
		C <sub>T</sub> = 1000 pF		61		
		C <sub>T</sub> = 10000 pF		386		
t <sub>PG,ON</sub>	PG Turn-On time	C <sub>T</sub> = 0 pF		165		
		C <sub>T</sub> = 1000 pF		290		
		C <sub>T</sub> = 10000 pF		1290		
t <sub>PG,OFF</sub>	PG Turn-Off time			0.5		
t <sub>OFF</sub>	Turn-Off time			55		
t <sub>F</sub>	VOUT Fall time	C <sub>L</sub> = 0.1 μF, R <sub>L</sub> = 10 Ω		8		
<b>V<sub>IN</sub> = 1 V, T<sub>A</sub> = 0°C to 85°C</b>						
t <sub>ON</sub>	Fast Turn-On time	C <sub>T</sub> = 0 pF		30	65	μs







### 6.7 Typical DC Characteristics




### 6.8 Typical AC Characteristics




Typical AC Characteristics (continued)



Typical AC Characteristics (continued)



Typical AC Characteristics (continued)




$C_T = 1000 \text{ pF}$   
 $R_L = \text{OPEN}$   
 $C_L = 133 \text{ }\mu\text{F}$   
 $T_A = 25^\circ\text{C}$

Fig 19. High Inrush Current at 3.6 V<sub>IN</sub>

$C_T = 1000 \text{ pF}$   
 $R_L = \text{OPEN}$   
 $C_L = 33 \text{ }\mu\text{F}$   
 $T_A = 25^\circ\text{C}$

Fig 20. Low Inrush Current at 0.65 V<sub>IN</sub>




$C_T = 1000 \text{ pF}$   
 $R_L = \text{OPEN}$   
 $C_L = 133 \text{ }\mu\text{F}$   
 $T_A = 25^\circ\text{C}$

Fig 21. High Inrush Current at 0.65 V<sub>IN</sub>

$C_T = 0 \text{ pF}$   
 $R_L = 10 \text{ }\Omega$   
 $C_L = 0.1 \text{ }\mu\text{F}$   
 $T_A = 25^\circ\text{C}$

Fig 22. Fast Turn-On Response




$C_{IN} = 0 \text{ pF}$   
 $R_L = 10 \text{ }\Omega$

$C_L = 0.1 \text{ }\mu\text{F}$   
 $T_A = 25^\circ\text{C}$


Fig 23. Fast Turn-Off Response

## 7 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

**图 24. TPS22971 Test Circuit**



**图 25. AC Timing Waveforms**

## 8 Detailed Description


### 8.1 Overview

The TPS22971 is a single channel, 3-A load switch in a small, space-saving WCSP-8 package. This device implements a low resistance N-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

The controlled rise time for the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating power supply droop. The adjustable slew rate through CT provides the design flexibility to trade off the inrush current and power up timing requirements. Integrated PG indicator notifies the system about the status of the load switch to facilitate seamless power sequencing.

This device is also designed to have very low leakage current during off state, which prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and bill of materials (BOM) count.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 On and Off Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs. This pin does not have an internal bias and must not be left floating for proper functionality.

## Feature Description (continued)

### 8.3.2 Controlled Turn-On

The TPS22971 has controlled Turn-On for inrush current control. A capacitor to GND on the CT pin adjusts the slew rate. For a given input voltage and desired slew rate, 式 1 can be used to find the required CT value. For calculated CT values less than 220 pF, use 0 pF instead when solving for  $t_{ON}$  and  $t_{PG,ON}$ .

$$CT(VIN, SR) = \frac{\left(\frac{VIN}{SR} - (3.1 \times VIN) - 14.2\right) \times 800}{((32.5 \times VIN) + 12.5)}$$

where

- CT is the capacitor on the CT pin (in pF)
  - VIN is the input voltage (in V)
  - SR is the desired slew rate (in V/μs)
- (1)

The CT value determined in 式 1 can be used to find the total Turn-On time,  $t_{ON}$ , in 式 2 or 式 3 depending on  $V_{IN}$ .

$$t_{ON}(VIN \geq 0.95 V, CT) = \left( (15 + (33 \times VIN)) \times \frac{CT}{1000} \right) + ((3.9 \times VIN) + 35)$$
(2)

$$t_{ON}(VIN < 0.95 V, CT) = \left( (45 + (33 \times VIN)) \times \frac{CT}{1000} \right) + ((3.9 \times VIN) + 55)$$

where

- $t_{ON}$  is the Turn-On time (in μs)
  - CT is the capacitor on the CT pin (in pF)
  - VIN is the input voltage (in V)
- (3)

### 8.3.3 Power Good (PG)

The TPS22971 has a power good (PG) output signal to indicate the gate of the pass FET is driven high and the switch is fully on (full load ready). The signal is an active high and open drain output which can be connected to a voltage source through an external pull up resistor,  $R_{PU}$ . This voltage source can be  $V_{OUT}$  from the TPS22971 or another external voltage. 式 4 and 式 5 show the approximate equation for the relationship between CT setting,  $V_{IN}$  and PG Turn-On time ( $t_{PG,ON}$ ):

$$t_{PG,ON}(VIN \geq 0.95 V, CT) = \left( (40 + (36 \times VIN)) \times \frac{CT}{1000} \right) + ((10.7 \times VIN) + 85)$$
(4)

$$t_{PG,ON}(VIN < 0.95 V, CT) = \left( (80 + (36 \times VIN)) \times \frac{CT}{1000} \right) + ((10.7 \times VIN) + 155)$$

where

- $t_{PG,ON}$  is the PG Turn-On time (in μs)
  - $V_{IN}$  is the input voltage (in V)
  - $C_T$  is the capacitance value on the CT pin (in pF)
- (5)

### 8.3.4 Quick Output Discharge (QOD)

The TPS22971 includes a QOD feature. When the switch is disabled, a discharge resistor is connected between  $V_{OUT}$  and GND. This resistor has a typical value of 150 Ω and prevents the output from floating while the switch is disabled. The QOD pull-down resistance can vary with input voltage and temperature, see 图 4.

## 8.4 Device Functional Modes

表 1 lists the functional modes for the TPS22971.

表 1. Function Table

TPS22971			
ON-Pin	$V_{IN}$ to $V_{OUT}$	$V_{OUT}$ to GND	PG to GND
Below $V_{IL}$	OFF	ON	ON
Above $V_{IH}$	ON	OFF	OFF

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Thermal Consideration

It is recommended to limit the junction temperature ( $T_J$ ) to below 125°C. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use 式 6 as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{\theta_{JA}}$$

where

- $P_{D(max)}$  is maximum allowable power dissipation
- $T_{J(max)}$  is maximum allowable junction temperature
- $T_A$  is ambient temperature of the device
- $\theta_{JA}$  is junction to air thermal impedance. See the [Thermal Information](#) section. This parameter is highly dependent upon board layout

(6)

#### 9.1.2 PG Pull Up Resistor

The PG output is an open drain signal which connects to a voltage source through a pull up resistor  $R_{PU}$ . The PG signal can be used to drive the enable pins of downstream devices, EN. PG is active high, and its voltage is given by 式 7.

$$V_{PG} = V_{OUT} - (I_{PG,LK} + I_{EN,LK}) \times R_{PU}$$

where

- $V_{OUT}$  is the voltage where PG is tied to
- $I_{PG,LK}$  is the leakage current into PG pin
- $I_{EN,LK}$  is the leakage current into the EN pin driven by PG
- $R_{PU}$  is the pull up resistance

(7)

$V_{PG}$  needs to be higher than  $V_{IH,MIN}$  of the EN pin to be treated as logic high. The maximum  $R_{PU}$  is determined by 式 8.

$$R_{PU,MAX} = \frac{V_{OUT} - V_{IH,MIN}}{I_{PG,LK} + I_{EN,LK}}$$

(8)

When PG is disabled, with 1 mA current into PG pin ( $I_{PG} = 1$  mA),  $V_{PG,OL}$  is less than 0.2 V and treated as logic low as long as  $V_{IL,MAX}$  of the EN pin is greater than 0.2 V. The minimum  $R_{PU}$  is determined by 式 9.

$$R_{PU,MIN} = \frac{V_{OUT}}{I_{PG} + I_{EN,LK}}$$


(9)

$R_{PU}$  can be chosen within the range defined by  $R_{PU,MIN}$  and  $R_{PU,MAX}$ .  $R_{PU} = 10$  k $\Omega$  is used for characterization.

#### 9.1.3 Power Sequencing

The TPS22971 has an integrated power good indicator which can be used for power sequencing. As shown in 图 26, the switch to the second load is controlled by the PG signal from the first switch. This ensures that the power to load 2 is only enabled after the same power to load 1 is enabled after the first switch has turned on.


**Application Information (continued)**



Copyright © 2017, Texas Instruments Incorporated

**26. Power Sequencing**

## 9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

**图 27. Typical Application Circuit**

### 9.2.1 Design Requirements

For this design example, below, use the input parameters shown in [表 2](#).

**表 2. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
$V_{IN}$	3.6 V
$I_{LOAD}$	10 mA
Load Capacitance ( $C_L$ )	33 $\mu$ F
Maximum Voltage Drop	1%
Maximum Inrush Current	630 mA

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Maximum Voltage Drop and On-Resistance

At 3.6-V input voltage, with a maximum voltage drop tolerance of 1%, the TPS22971 has a typical  $R_{ON}$  of 6.7 m $\Omega$ . The rail is supplying 10 mA of current; the voltage drop for a rail is calculated based on [式 10](#).

$$V_{DROD} = R_{ON} \times I_{LOAD} \quad (10)$$

$$V_{DROD} = 0.067 \text{ mV} \quad (11)$$

The maximum voltage drop is 1% which is 36 mV. The voltage drop caused by the load current across the on resistance is 0.067 mV.

#### 9.2.2.2 Managing Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to  $V_{IN}$ . This charge arrives in the form of inrush current. Given a load capacitance ( $C_L$ ) of 33  $\mu$ F, an input voltage ( $V_{IN}$ ) of 3.6V and a maximum inrush ( $I_{INRUSH}$ ) of 630 mA, use [式 12](#) and [式 13](#) to solve for Slew Rate (SR).

$$SR = \frac{I_{INRUSH}}{C_L} \quad (12)$$

$$SR = 0.0191 \text{ V} / \mu\text{s} \quad (13)$$

Now that the desired slew rate has been calculated, use SR and  $V_{IN}$  in [式 14](#) to calculate a CT capacitance value.

$$CT(V_{IN}, SR) = 1007 \text{ pF} \quad (14)$$



A capacitance value of 1007pF is a non-standard value therefore a 1000 pF CT capacitance is used moving forward.

The calculated CT value can be used with [式 2](#) and [式 4](#) to determine  $t_{ON}$  and  $t_{PG,ON}$ , respectively as shown in [式 15](#) and [式 16](#).

$$t_{ON} (V_{IN}, C_T) = 182.8 \mu s \tag{15}$$

$$t_{PG, ON} (V_{IN}, C_T) = 293.1 \mu s \tag{16}$$

### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The device is designed to operate from a  $V_{IN}$  range of 0.65 V to 3.6 V. The  $V_{IN}$  power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance of 1  $\mu\text{F}$  is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.


The requirements for larger input capacitance can be mitigated by adding additional capacitance to the CT pin. This causes the load switch to turn on more slowly. Not only does this reduce transient inrush current, but it also gives the power supply more time to respond to the load current step.

## 11 Layout

### 11.1 Layout Guidelines

All traces must be as short as possible for best performance. Using wide traces for  $V_{IN}$ ,  $V_{OUT}$ , and GND helps minimize the parasitic electrical effects along with minimizing the thermal impedance. The CT trace must be as short as possible to reduce parasitic capacitance.

### 11.2 Layout Example



⊗ 30. Package Layout Examples

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントのサポート

#### 12.1.1 関連資料

関連資料については、以下を参照してください。

『[TPS22971 負荷スイッチ評価モジュール・ユーザー・ガイド](#)』

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS22971YZPR</a>	Active	Production	DSBGA (YZP)   8	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	1CKI
TPS22971YZPR.A	Active	Production	DSBGA (YZP)   8	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	1CKI
<a href="#">TPS22971YZPT</a>	Active	Production	DSBGA (YZP)   8	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	1CKI
TPS22971YZPT.A	Active	Production	DSBGA (YZP)   8	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	1CKI

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22971YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	2.0	8.0	Q1
TPS22971YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.0	2.06	0.63	2.0	8.0	Q1
TPS22971YZPT	DSBGA	YZP	8	250	180.0	8.4	1.0	2.06	0.63	2.0	8.0	Q1
TPS22971YZPT	DSBGA	YZP	8	250	180.0	8.4	1.02	2.02	0.63	2.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22971YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0
TPS22971YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0
TPS22971YZPT	DSBGA	YZP	8	250	182.0	182.0	20.0
TPS22971YZPT	DSBGA	YZP	8	250	182.0	182.0	20.0


YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223082/A 07/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4223082/A 07/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4223082/A 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月