

TPS2585x-Q1 熱管理機能およびプログラマブル電流制限機能搭載、2.2MHz、低 EMI、デュアル、3A、USB Type-C® 充電ポート・コンバータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定取得済み:
 - 温度グレード 1: $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$ の T_A 範囲
 - HBM ESD 分類レベル H2
 - CDM ESD 分類レベル C5
- 超低 EMI 要件に最適化:
 - CISPR25 Class 5 規格に適合
 - HotRod™ パッケージによりスイッチ・ノード・リングを最小化
 - スペクトラム拡散によりピーク・エミッションを削減
- 同期整流降圧レギュレータ
 - 2.1MHz での高い効率: 93.4% ($V_{IN} = 13.5\text{V}$ 、 $I_{PA_BUS} = 3\text{A}$ 、 $I_{PB_BUS} = 3\text{A}$ の場合)
 - 18mΩ/10mΩ の低 $R_{DS(ON)}$ 降圧レギュレータ MOSFET
 - 動作電圧範囲: 5.5V~26V (36V の入力に耐えます。)
 - 可変周波数: 200kHz~3MHz
 - 拡散スペクトラム・ディザリング付きの FPWM
 - 選択可能な出力電圧: 5.1V、5.17V、5.3V、5.4V
- 内部電力パス:
 - 7mΩ/7mΩ の低 $R_{DS(ON)}$ 内部 USB パワー MOSFET
 - USB ポートのプログラム可能な高精度電流制限: $\pm 10\%$ (3.4A の場合)
 - OUT: 5.1V、補助負荷用 200mA 電源
- ライン電圧降下補償: 90mV (2.4A 負荷の場合)

- USB-IF 規格に準拠
 - Type-C rev 1.3
 - CC 上で 3A の能力をアダプタイズ
 - V_{BUS} の印加および放電
 - V_{CONN} ソース: 200mA
 - USB ケーブルの極性検出 (POL) (TPS25851-Q1)
 - 自動 DCP モード (TPS25850-Q1):
 - BC1.2 および YD/T 1591-2009 準拠の短絡モード
 - 1.2V モード
 - 2.7V デバイダ 3 モード
- T_A スレッシュホールドをプログラム可能な負荷シェディング
- デバイス T_J 範囲: $-40^{\circ}\text{C} \sim +150^{\circ}\text{C}$
- FAULT フラグ・レポート (TPS25851-Q1、TPS25852-Q1): USB 過電流、サーマル・シャットダウン
- USB ポートのオン/オフ制御 (TPS25852-Q1)

2 アプリケーション

- 車載用 USB 充電ポート
- 車載用 USB メディア・ハブ


3 概要

TPS258x-Q1 は、USB バッテリ充電 (BC) 1.2 および Type-C ポートを実装するための最大電流供給能力 6.6A の DC/DC 同期コンバータと検出および制御機能とを内蔵した統合型 USB 充電ポート・ソリューションです。


製品情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
TPS25850-Q1	VQFN-HR (25)	3.50mm × 4.50mm
TPS25851-Q1	VQFN-HR (25)	3.50mm × 4.50mm
TPS25852-Q1	VQFN-HR (25)	3.50mm × 4.50mm

- (1) 利用可能なすべてのオプションに対応する詳細部品番号については、巻末の注文情報を参照してください。



TPS25850-Q1 の概略回路図



効率と出力電流との関係



Table of Contents

1 特長.....	1	10.2 Functional Block Diagram.....	24
2 アプリケーション.....	1	10.3 Feature Description.....	25
3 概要.....	1	10.4 Device Functional Modes.....	42
4 Revision History.....	2	11 Application and Implementation.....	43
5 概要 (続き).....	3	11.1 Application Information.....	43
6 Device Comparison Table.....	4	11.2 Typical Applications.....	43
7 Pin Configuration and Functions.....	5	12 Power Supply Recommendations.....	52
8 Specifications.....	9	13 Layout.....	52
8.1 Absolute Maximum Ratings	9	13.1 Layout Guidelines.....	52
8.2 ESD Ratings	9	13.2 Layout Example.....	53
8.3 Recommended Operating Conditions	10	13.3 Ground Plane and Thermal Considerations.....	53
8.4 Thermal Information	11	14 Device and Documentation Support.....	55
8.5 Electrical Characteristics	11	14.1 Receiving Notification of Documentation Updates..	55
8.6 Timing Requirements	14	14.2 サポート・リソース.....	55
8.7 Switching Characteristics	15	14.3 Trademarks.....	55
8.8 Typical Characteristics.....	17	14.4 Electrostatic Discharge Caution.....	55
9 Parameter Measurement Information.....	22	14.5 Glossary.....	55
10 Detailed Description.....	23	15 Mechanical, Packaging, and Orderable Information.....	56
10.1 Overview.....	23		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (March 2021) to Revision D (September 2021)	Page
• TSP25851-Q1 と TPS25852-Q1 の情報を追加.....	1
Changes from Revision B (October 2020) to Revision C (March 2021)	Page
• 「特長」セクションに EMI 要件の箇条書き項目を追加.....	1
• ドキュメントのタイトルを更新.....	1
• Added 図 11-4 to the <i>Application Curves</i> section.....	47
Changes from Revision A (June 2020) to Revision B (October 2020)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• ステータスを「事前情報」から「量産データ」に変更.....	1
Changes from Revision * (May 2020) to Revision A (June 2020)	Page
• Updated IN pin description.....	5
• Added <i>USB Port Operating Modes</i>	39
• Added <i>Device Functional Modes</i>	42

5 概要 (続き)

TPS2585x-Q1 は、デュアル USB ポート・アプリケーション向け高集積 USB Type-C® 充電コントローラファミリです。

本デバイスは、モノリシック同期整流降圧型スイッチ・モード・コンバータ、内部パワー MOSFET、2 つの USB 電流制限スイッチを内蔵しており、充電ポート自動検出機能を備えています。TPS2585x-Q1 は、広い入力電源電圧範囲にわたって 6.6A の連続出力電流と優れた負荷 / ライン・レギュレーションを実現するコンパクトなソリューションを提供します。この同期整流降圧型レギュレータはピーク電流モード制御で動作し、設計を簡素化するため内部的に補償されています。FREQ ピンに接続された抵抗により、スイッチング周波数を 200kHz~3MHz の範囲に設定できます。400kHz 未満で動作させるとシステムの効率が向上します。また、2.1MHz 以上で動作させると AM ラジオ帯を避けることができ、小さなインダクタを使用できます。

TPS2585x-Q1 は、3A および 1.5A 電流アダプタイズメント用の構成チャネル (CC) ロジックを含む標準の USB Type-C ポート・コントローラ機能を搭載しています。バッテリー充電仕様 (Rev. 1.2) に対応しているため、非 Type-C レガシー USB デバイス (USB データ・ライン信号を使用して USB ポートの電流供給能力を決定) に必要な電氣的シグネチャを提供できます。TPS2585x-Q1 は、USB3.1 の電力要件を満たせる VCONN 電力も統合しています。高度なシステム統合と小さなフットプリントにより、本製品はデュアル・ポート・アプリケーションに特に適しています。

TPS2585x-Q1 はインテリジェントな熱管理をサポートしています。USB 出力電圧と Type-C 電流アダプタイズメントは、TS ピンによる温度センシングに従ってレギュレートできます。周囲温度または PCB 温度を監視するには、NTC サーミスタを TS ピンに接続する必要があります。監視対象に応じて USB 充電モジュール内または PCB 上に NTC サーミスタを配置します。NTC サーミスタと下側の直列抵抗を変更すると、負荷シェディングの温度スレッシュホールドを変更できます。

TPS2585x-Q1 は 4 種類の USB 出力電圧設定(5.1V、5.17V、5.3V、5.4V)を選択できます。TPS2585x-Q1 は、ケーブル・ドループ補償とユーザーがプログラム可能な電流制限調整のための高精度電流センス・アンプを内蔵しています。ケーブル補償は、出力電圧が 5.17V に設定されている場合にのみ可能です。2.4A の出力電流でのケーブル補償電圧は 90mV です。ケーブル補償は、携帯型デバイスにおいて、大きな負荷があるときも最適な電流および電圧で充電を行うために役立ちます。これは、負荷電流に比例して降圧レギュレータの出力電圧を変更し、車載ケーブルの配線抵抗による電圧降下を打ち消すことで実現されます。接続されている携帯型デバイスで測定される BUS 電圧は、負荷電流にかかわらずほぼ一定に保たれるため、携帯型デバイスのバッテリー充電器は最適に動作できます。

TPS2585x-Q1 は USB 充電およびシステム動作のための各種安全機能を備えています。たとえば、外付け NTC サーミスタ監視、サイクル単位の電流制限、ヒカップ短絡保護、低電圧誤動作防止、BUS 過電流、OUT 過電流、ダイの過熱保護などです。


本デバイス・ファミリは 25 ピン、3.5mm × 4.5mm の QFN パッケージで供給されます。

6 Device Comparison Table


DEVICE NUMBER	TPS25850-Q1	TPS25851-Q1	TPS25852-Q1
Type-C ports number	Dual	Dual	Dual
Support Type-C protocol	Yes	Yes	Yes
NTC Thermistor Input (TS)	Yes	Yes	Yes
USB load switch ON/OFF control	No	No	Yes
Fault event indication	No	Yes	Yes
Thermal warning indication	No	No	No
External clock synchronization	Yes	Yes	Yes
BC1.2 DCP	Yes	No	No
Apple or Samsung charging scheme	Yes	No	No
Cable compensation	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Selectable output voltage	Yes	Yes	Yes
Adjustable output short current limit	Yes	Yes	Yes
FPWM/PFM	FPWM	FPWM	FPWM
DCDC always ON (EN pull High)	No	Yes	Yes
Spread spectrum	Yes	Yes	Yes
Package	QFN-25 3.5 mm × 4.5 mm	QFN-25 3.5 mm × 4.5 mm	QFN-25 3.5 mm × 4.5 mm

(1) VSET short to GND to set 5.17-V output voltage. Compensation voltage is 90 mV when either USB port A or USB port B output 2.4-A current.


7 Pin Configuration and Functions



7-1. TPS25850-Q1 RPQ Package 25-Pin (QFN) Top View



7-2. TPS25851-Q1 RPQ Package 25-Pin (QFN) Top View



7-3. TPS25852-Q1 RPQ Package 25-Pin (QFN) Top View

表 7-1. Pin Functions for TPS25850-Q1 RPQ Package

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
VSET	1	A	Output Voltage Setting. Short to GND to set the 5.17-V output voltage. Float or pull up to V_{SENSE} to set 5.1-V output voltage. Tie to GND through a 40.2-K Ω resistor to set 5.3-V output voltage. Tie to GND through a 80.6-K Ω resistor to set 5.4-V output voltage.
TS	2	A	Temperature Sense terminal. Connect the TS input to the NTC thermistor.
BIAS	3	P	Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.
PA_DP	4	A	D+ data line. Connect to USB Port A connector.
PA_DM	5	A	D- data line. Connect to USB Port A connector.
AGND	6	P	Analog ground terminal. Connect AGND to PGND.
PA_CC1	7	A	Connect to Type-C Port A CC1 pin. Analog input, output, or both.
PA_CC2	8	A	Connect to Type-C Port A CC2 pin. Analog input, output, or both.
ILIM	9	A	Current Limit program. Connect a resistor to set the current limit threshold. Short to GND to set the default 3.55-A current limit.
PA_BUS	10	P	Port A BUS output.
SENSE	11	P	Output Voltage Sensing. External load on this pin is strictly prohibited. Connect to the other side of the external inductor.
PB_BUS	12	P	Port B BUS output.
OUT	13	P	Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.
PB_CC2	14	A	Connect to Type-C Port B CC2 pin. Analog input, output, or both.
PB_CC1	15	A	Connect to Type-C Port B CC1 pin. Analog input, output, or both.
PGND	16,24,25	P	Power Ground terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of the C_{IN} and C_{OUT} capacitors. The path to C_{IN} must be as short as possible.
PB_DM	17	A	D- data line. Connect to USB port B connector.
PB_DP	18	A	D+ data line. Connect to USB port B connector.
FREQ/ SYNC	19	A	Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.
EN/UV	20	A	Enable pin. Precision enable controls the regulator switching action and type-C. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.
BOOT	21	P	Bootstrap capacitor connection. Internally, the BOOT connects to the cathode of the boost-strap diode. Connect the 0.1- μ F bootstrap capacitor from SW to BOOT.
IN	22	P	Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 μ F to 10 μ F, connect from IN to PGND. Can withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.
SW	23	P	Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.

(1) A = Analog, P = Power, G = Ground.

表 7-2. Pin Functions for TPS25851-Q1 RPQ Package

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
VSET	1	A	Output voltage setting. Short to GND to set the 5.17-V output voltage. Float or pull up to V_{SENSE} to set 5.1-V output voltage. Tie to GND through a 40.2-K Ω resistor to set 5.3-V output voltage. Tie to GND through a 80.6-K Ω resistor to set 5.4-V output voltage.
TS	2	A	Temperature Sense terminal. Connect the TS input to the NTC thermistor.
BIAS	3	P	Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.
PA_FAULT	4	A	USB Port A Fault indication. /PA_FAULT indicates overcurrent on PA_BUS or overtemperature conditions. /PA_FAULT is an open drain in normal conditions. Pull / PA_FAULT low during fault conditions.

表 7-2. Pin Functions for TPS25851-Q1 RPQ Package (continued)

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
PA_POL	5	A	Polarity open-drain logic output. Signals which Type-C CC pin is connected to the CC line. This gives the information needed to mux the super speed lines. Asserted when the Port A CC2 pin is connected to the CC line in cable.
AGND	6	P	Analog ground terminal. Connect AGND to PGND.
PA_CC1	7	A	Connect to Type-C Port A CC1 pin. Analog input, output, or both.
PA_CC2	8	A	Connect to Type-C Port A CC2 pin. Analog input, output, or both.
ILIM	9	A	Current Limit program. Connect a resistor to set the current limit threshold. Short to GND to set the default 3.55-A current limit.
PA_BUS	10	P	Port A BUS output.
SENSE	11	P	Output Voltage Sensing. External load on this pin is strictly prohibited. Connect to the other side of the external inductor.
PB_BUS	12	P	Port B BUS output.
OUT	13	P	Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.
PB_CC2	14	A	Connect to Type-C Port B CC2 pin. Analog input, output, or both.
PB_CC1	15	A	Connect to Type-C Port B CC1 pin. Analog input, output, or both.
PGND	16,24,25	P	Power Ground terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of the C _{IN} and C _{OUT} capacitors. Path to C _{IN} must be as short as possible.
PB_POL	17	A	Polarity open-drain logic output. Signals which Type-C CC pin is connected to the CC line. This gives the information needed to mux the super speed lines. Asserted when the port B CC2 pin is connected to the CC line in cable.
PB_FAULT	18	A	USB Port B Fault Indication. /PB_FAULT indicates overcurrent on PB_BUS or overtemperature conditions. /PB_FAULT is an open drain in normal conditions. Pull / PB_FAULT low during fault conditions.
FREQ/ SYNC	19	A	Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.
EN/UV	20	A	Enable pin. Precision enable controls the regulator switching action and type-C. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.
BOOT	21	P	Bootstrap capacitor connection. Internally, the BOOT is connected to the cathode of the bootstrap diode. Connect the 0.1-μF bootstrap capacitor from SW to BOOT.
IN	22	P	Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 μF to 10 μF, connect from IN to PGND. Withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.
SW	23	P	Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.

(1) A = Analog, P = Power, G = Ground.

表 7-3. Pin Functions for TPS25852-Q1 RPQ Package

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
VSET	1	A	Output Voltage Setting. Short to GND to set the 5.17-V output voltage. Float or pull up to V _{SENSE} to set 5.1-V output voltage. Tie to GND through a 40.2-KΩ resistor to set 5.3-V output voltage. Tie to GND through a 80.6-KΩ resistor to set 5.4-V output voltage.
TS	2	A	Temperature Sense terminal. Connect the TS input to the NTC thermistor.
BIAS	3	P	Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.
PA_FAULT	4	A	USB Port A Fault Indication. /PA_FAULT indicates overcurrent on PA_BUS or overtemperature conditions. /PA_FAULT is an open drain in normal conditions. Pull / PA_FAULT low during fault conditions.
PA_EN	5	A	USB Port A Enable pin. To control the USB port A channel load switch ON/OFF. When pull-low, the pin turns off the port A USB power and CC1/2 current and voltage. When pull-high, the pin turns on the port A USB power and CC1/2 current and voltage. Can be tied to SENSE directly to automatically turn on USB port.

表 7-3. Pin Functions for TPS25852-Q1 RPQ Package (continued)

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
AGND	6	P	Analog ground terminal. Connect AGND to PGND.
PA_CC1	7	A	Connect to Type-C Port A CC1 pin. Analog input, output, or both.
PA_CC2	8	A	Connect to Type-C Port A CC2 pin. Analog input, output, or both.
ILIM	9	A	Current Limit program. Connect a resistor to set the current limit threshold. Short to GND to set the default 3.55-A current limit.
PA_BUS	10	P	Port A BUS output.
SENSE	11	P	Output Voltage Sensing, external load on this pin is strictly prohibited. Connect to the other side of the external inductor.
PB_BUS	12	P	Port B BUS output,
OUT	13	P	Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.
PB_CC2	14	A	Connect to Type-C Port B CC2 pin. Analog input, output, or both.
PB_CC1	15	A	Connect to Type-C Port B CC1 pin. Analog input, output, or both.
PGND	16,24,25	P	Power Ground Terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of C _{IN} and C _{OUT} capacitors. Path to C _{IN} must be as short as possible.
PB_EN	17	A	USB Port B Enable pin. To control the USB port B channel load switch ON/OFF. When pull-low, the pin turns off the port B USB power and CC1/2 current and voltage. When pull-high, the pin turns on the port B USB power and CC1/2 current and voltage. Can be tied to SENSE directly to automatically turn on USB port.
PB_FAULT	18	A	USB Port B Fault Indication. /PB_FAULT indicates overcurrent on PB_BUS or overtemperature conditions. /PB_FAULT is an open drain in normal conditions. Pull /PB_FAULT low during fault conditions.
FREQ/ SYNC	19	A	Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.
EN/UV	20	A	Enable pin. Precision enable controls the regulator switching action and type-C. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.
BOOT	21	P	Bootstrap capacitor connection. Internally, the BOOT is connected to the cathode of the bootstrap diode. Connect the 0.1-μF bootstrap capacitor from SW to BOOT.
IN	22	P	Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 μF to 10 μF. Connect from IN to PGND. Withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.
SW	23	P	Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.

(1) A = Analog, P = Power, G = Ground.

8 Specifications

8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to +150°C and AGND = PGND (unless otherwise noted)⁽¹⁾

PARAMETER		MIN	MAX	UNIT
Input voltage	IN to PGND	-0.3	40 ⁽²⁾	V
	IN to SW	-0.3	35	
	BIAS, SENSE to PGND	-0.3	6	
	EN to AGND	-0.3	11	
	FREQ/SYNC to AGND	-0.3	6	
	PA_EN, PB_EN to AGND	-0.3	6	
	VSET, ILIM to AGND	-0.3	6	
	AGND to PGND	-0.3	0.3	
Output voltage	SW to PGND	-0.3	35	V
	SW to PGND (less than 10 ns transients)	-3.5	35	
	BOOT to SW	-0.3	6	
	PA_BUS, PB_BUS, OUT to PGND	-0.3	6	
Voltage range	CC1, CC2 to AGND	-0.3	6	V
	DP, DM to AGND	-0.3	6	
	PA_POL, PB_POL to AGND	-0.3	6	
	PA_FAULT, PB_FAULT to AGND	-0.3	6	
	TS to AGND	-0.3	6	
Pin positive sink current, I _{SNK}	CC1, CC2 (while applying VCONN)		1	A
I/O current	DP to DM in BC1.2 DCP Mode	-35	35	mA
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) VIN rising slew rate below 20V/ms if in 0-V to 40-V transient, room temperature, maximum 500-uF cap at SENSE.

8.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000 ⁽²⁾	V
		Charged device model (CDM), per AEC Q100-011	Corner pins	±750 ⁽³⁾	
			Other pins	±750 ⁽³⁾	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) The passing level per AEC-Q100 Classification H2.
- (3) The passing level per AEC-Q100 Classification C5

8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C. Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _I	Input voltage	IN to PGND	5.5		26	V
		EN	0		VSENSE	
		TS	0		VSENSE	
		PA_EN, PB_EN	0		VSENSE	
		FREQ/SYNC when driven by external clock	0		3.3	
V _{PU}	Pull up voltage	PA_FAULT, PB_FAULT, PA_POL, PB_POL	0		VSENSE	
V _O	Output voltage	PA_BUS, PB_BUS, OUT	5		5.5	
I _O	Output current	PA_BUS, PB_BUS	0		3	A
		OUT	0		0.2	A
		DP to DM Continuous current in BC1.2 DCP Mode	-15		15	
I _{SRC}	Source current	CC1 or CC2 source current when supplying VCONN			250	mA
I _{SNK}	Sink current	PA_FAULT, PB_FAULT, PA_POL, PB_POL			10	
R _{EXT}	External resistnace	R _{VSET}	0		100	kΩ
		R _{ILIM}	0		100	kΩ
		R _{FREQ}	0		100	kΩ
		R _{IMON}	0		100	kΩ
C _{EXT}	External capacitance	C _{BOOT}		0.1		uF
T _J		Operating junction temperature	-40		150	°C

8.4 Thermal Information

THERMAL METRIC ^{(1) (2)}		TPS2585x-Q1	UNIT
		RPQ (VQFN)	
		25 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	37.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	17.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	8.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	8.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	20.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Power rating at a specific ambient temperature T_A should be determined with a maximum junction temperature of 150 °C.

8.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} = 2.1MHz, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (IN PIN)						
I _{SD}	Shutdown quiescent current; measured at IN pin.	V _{EN} /UV = 0, -40°C ≤ T _J ≤ 85°C		34	63	μA
I _Q	Operating quiescent current (DCDC disable)	V _{EN} =V _{SENSE} , CCx=open, -40°C ≤ T _J ≤ 85°C			200	μA
V _{OVLO_R}	Voltage on VIN pin when buck regulator stops switching		26.6	27.5	28.4	V
V _{OVLO_HYS}	Hysteresis			0.5		V
ENABLE AND UVLO (EN/UVLO PIN)						
V _{EN/UVLO_R}	Rising threshold for not in External UVLO	V _{EN/UV} rising threshold	1.26	1.3	1.34	V
V _{EN/UVLO_HYS}	Hysteresis	V _{EN/UVLO} falling		100		mV
V _{PA/B_EN_H}	PA_EN, PB_EN input level required to turn on PA_BUS and PB_BUS Load Switch (TPS25852-Q1)	V _{PA_EN} or V _{PB_EN} rising threshold		1.6	1.98	V
V _{PA/B_EN_L}	PA_EN, PB_EN input level required to turn off PA_BUS and PB_BUS Load Switch (TPS25852-Q1)	V _{PA_EN} or V _{PB_EN} falling threshold	0.97	1.5		V
V _{EN1/2_HYS}	Hysteresis(TPS25852-Q1)	V _{PA_EN} or V _{PB_EN} falling threshold		100		mV
BOOTSTRAP						
V _{BTST_UVLO}	Bootstrap voltage UVLO threshold			2.2		V
R _{BOOT}	Bootstrap pull-up resistance	VSENSE-BOOT=0.1V		7.7		Ω
BUCK REGULATOR						
I _{L-SC-HS}	High-side current limit	BOOT-SW=5V	10.2	11.4	12.6	A
I _{L-SC-LS}	Low-side current limit	SENSE=5V	8.5	10	11.5	A
I _{L-NEG-LS}	Low-side negative current limit	SENSE=5V	-7	-5	-3	A
I _{ZC}	Zero current detector threshold			0.01		A

8.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to $+150^{\circ}\text{C}$; $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{SENSE}	BUCK Output voltage	CC1 or CC2 pulldown resistance = R_d , VSET float or pull up to V_{SENSE} , $T_J = 25^{\circ}\text{C}$	-1%	5.1	+1%	V
		CC1 or CC2 pulldown resistance = R_d , VSET short to AGND, $T_J = 25^{\circ}\text{C}$	-1%	5.17	+1%	V
		CC1 or CC2 pulldown resistance = R_d , $R_{VSET} = 40.2\text{ K}\Omega$, $T_J = 25^{\circ}\text{C}$	-1%	5.3	+1%	V
		CC1 or CC2 pulldown resistance = R_d , $R_{VSET} = 80.6\text{ K}\Omega$, $T_J = 25^{\circ}\text{C}$	-1%	5.4	+1%	V
V_{SENSE}	BUCK Output voltage accuracy	CC1 or CC2 pulldown resistance = R_d , $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$	-2		2	%
$V_{DCDC_UVLO_R}$	SENSE input level to enable DCDC switching	V_{SENSE} rising, CC1 or CC2 pull down resistance = R_d	3.85	4	4.15	V
$V_{DCDC_UVLO_HYS}$	Hysteresis	V_{SENSE} falling, CC1 or CC2 pull down resistance = R_d		0.4		V
V_{DROP}	Dropout voltage ($V_{IN} - V_{SENSE}$)	$V_{IN} = V_{SENSE} + V_{DROP}$, $V_{SENS} = 5.1\text{ V}$, $I_{PA_BUS} = 3\text{ A}$, $I_{PB_BUS} = 3\text{ A}$		300		mV
$R_{DS-ON-HS}$	High-side MOSFET ON-resistance	$I_{PA_BUS} = 3\text{ A}$, $I_{PB_BUS} = 3\text{ A}$, BOOT-SW=5V, $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$		18	34	m Ω
$R_{DS-ON-LS}$	Low-side MOSFET ON-resistance	$I_{PA_BUS} = 3\text{ A}$, $I_{PB_BUS} = 3\text{ A}$, $V_{SENSE} = 5\text{ V}$, $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$		9.5	18.5	m Ω
POWER SWITCH AND CURRENT LIMIT						
R_{DS-ON_USB}	USB Load Switch MOSFET ON-resistance	$I_{PA_BUS} = 3\text{ A}$, $I_{PB_BUS} = 3\text{ A}$; $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$		6.8	11.73	m Ω
R_{DS-ON_OUT}	OUT Load Switch MOSFET ON-resistance	$I_{OUT} = 0.3\text{ A}$		230		m Ω
R_{DS-ON_VCONN}	On-state resistance	$T_J = 25^{\circ}\text{C}$, $I_{CCn} = 0.25\text{ A}$		410	550	m Ω
R_{DS-ON_VCONN}	On-state resistance	$-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$, $I_{CCn} = 0.25\text{ A}$		410	740	m Ω
$V_{USBLS_UVLO_R}$	Voltage on SENSE pin that will enable the USB Load Switch		3.95	4.1	4.25	V
$V_{USBLS_UVLO_HYS}$	Hysteresis			200		mV
R_{BUS_DCHG}	Discharge resistance for Port A or Port B BUS	Apply 5V on PA_BUS or PB_BUS, CC1 or CC2 = R_d	250	500	750	Ω
$V_{TH_R_BUS_DCHGb}$	Rising threshold voltage for BUS not discharged		670	700	730	mV
$V_{TH_HYS_BUS_DCHG}$	Hysteresis			100		mV
$V_{BUS_DCHG_BLEED}$	BUS bleed resistance	$V_{PX_BUS} = 4\text{ V}$, No sink termination on CC lines, $\text{Time} > t_{W_BUS_DCHG}$	100	150	200	K Ω
I_{OS_HI}	BUS output short-circuit secondary current limit	$R_{ILIM} = 48.7\text{ K}\Omega$	849	1061	1273	mA
		$R_{ILIM} = 19.1\text{ K}\Omega$	2434	2704	2974	mA
		$R_{ILIM} = 15.4\text{ K}\Omega$	3018	3354	3689	mA
		$R_{ILIM} = 12.4\text{ K}\Omega$	3748	4165	4581	mA
		$R_{ILIM} = 11.5\text{ K}\Omega$	4040	4490	4938	mA
		$R_{ILIM} = 9.53\text{ K}\Omega$	4876	5418	5960	mA
		$R_{ILIM} = 0\Omega$ (short to GND)	4828	5680	6532	mA
		$R_{ILIM} = 11.5\text{ K}\Omega$, $T_J = 25^{\circ}\text{C}$	4265	4490	4714	mA

8.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to $+150^{\circ}\text{C}$; $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{OS_BUS}	BUS output short-circuit current limit	$R_{ILIM}=48.7\text{K}\Omega$	530.4	663	800	mA
		$R_{ILIM}=19.1\text{K}\Omega$	1521	1690	1859	mA
		$R_{ILIM}=15.4\text{K}\Omega$	1886.4	2096	2305.6	mA
		$R_{ILIM}=12.4\text{K}\Omega$	2342.7	2603	2863.3	mA
		$R_{ILIM}=11.5\text{K}\Omega$	2525.4	2806	3086.6	mA
		$R_{ILIM}=9.53\text{K}\Omega$	3047.4	3386	3724.6	mA
		$R_{ILIM}=0\Omega$ (short to GND)	3017.5	3550	4082.5	mA
		$R_{ILIM}=11.5\text{K}\Omega$, $T_J=25^{\circ}\text{C}$	2666	2806	2946	mA
I_{OS_OUT}	OUT output short-circuit current limit	Short circuit current limit	390	450	495	mA
I_{OS_VCONN}	VCONN output short-circuit current limit	Short circuit current limit	240	300	360	mA
CABLE COMPENSATION VOLTAGE						
V_{DROP_COM}	Cable compensation voltage(TPS25850/1/2)	I_{PA_BUS} or $I_{PB_BUS}=2.4\text{A}$, VSET=GND(set 5.17V output)	70	90	110	mV
CC CONNECT MANAGEMENT						
$I_{SRC_CC_3A}$	Sourcing current	CC pin voltage: $0\text{ V} \leq V_{CCn} \leq 2.45\text{ V}$	304	330	356	μA
$I_{SRC_CC_1.5A}$	Sourcing current in thermal management(Temp warm)	CC pin voltage: $0\text{ V} \leq V_{CCn} \leq 1.5\text{ V}$, $T_A > 85^{\circ}\text{C}$	167	180	194	μA
$I_{SRC_CC_DFLT}$	Sourcing current in thermal management(Temp hot)	CC pin voltage: $0\text{ V} \leq V_{CCn} \leq 1.5\text{ V}$, $T_A > 85^{\circ}\text{C}$	64	80	105	μA
I_{REV}	Reverse leakage current	CCx is the CC pin under test, CCy is the other CC pin. CC pin voltage $V_{CCx} = 5.5\text{ V}$, CCy floating, $V_{EN_UV} = 0\text{ V}$ or V_{SENSE} , $0\text{ V} \leq V_{IN} \leq 26\text{ V}$ I_{REV} is current into CCx pin		2.75	10	μA
V_{TH_R}	Rising threshold voltage for VCONN not discharged	CC pin that was providing VCONN in previous SINK state	670	700	730	mV
V_{TH_HYS}	Hysteresis			100		mV
FAULT, POL(TPS25851/2-Q1)						
V_{OL}	PA_FAULT, PB_FAULT Output low voltage (TPS25851/2-Q1)	$I_{SNK_PIN} = 1\text{ mA}$			250	mV
I_{OFF}	PA_FAULT, PB_FAULT Off-state leakage (TPS25851/2-Q1)	$V_{PIN} = 5.5\text{ V}$			2.2	μA
V_{OL}	PA_POL, PB_POL Output low voltage (TPS25851-Q1)	$I_{SNK_PIN} = 1\text{ mA}$			250	mV
I_{OFF}	PA_POL, PB_POL Off-state leakage (TPS25851-Q1)	$V_{PIN} = 5.5\text{ V}$			1.8	μA
BC 1.2 DOWNSTREAM CHARGING PORT (TPS25850-Q1)						
R_{DPM_SHORT}	DP and DM shorting resistance			70	200	Ω
DIVIDER 3 MODE (TPS25850-Q1)						
V_{DP_DIV3}	DP output voltage		2.57	2.7	2.84	V
V_{DM_DIV3}	DM output voltage		2.57	2.7	2.84	V
R_{DP_DIV3}	DP output impedance	$I_{DP_IN} = -5\text{ }\mu\text{A}$	24	30	36	k Ω
R_{DM_DIV3}	DM output impedance	$I_{DM_IN} = -5\text{ }\mu\text{A}$	24	30	36	k Ω
1.2-V MODE (TPS25850-Q1)						
$V_{DP_1.2V}$	DP output voltage		1.12	1.2	1.26	V

8.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to $+150^{\circ}\text{C}$; $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DM_1.2V}$	DM output voltage		1.12	1.2	1.26	V
$R_{DP_1.2V}$	DP output impedance	$I_{DP_IN} = -5\text{ }\mu\text{A}$	84	100	126	k Ω
$R_{DM_1.2V}$	DM output impedance	$I_{DM_IN} = -5\text{ }\mu\text{A}$	84	100	126	k Ω
FREQ/SYNC THRESHOLD						
$V_{IH_FREQ/SYNC}$	FREQ/SYNC high threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at FREQ/SYNC pin)	2			V
$V_{IL_FREQ/SYNC}$	FREQ/SYNC low threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at FREQ/SYNC pin)			0.8	V
TEMPERATURE SENSING						
V_{WARN_HIGH}	Temperature warning threshold rising	As percentage to V_{SENSE}	0.475	0.5	0.525	V/V
V_{WARN_HYS}	Hysteresis	As percentage to V_{SENSE}		0.1		V/V
V_{HOT_HIGH}	Temperature Hot assert threshold rising to reduce SENS voltage	As percentage to V_{SENSE}	0.618	0.65	0.683	V/V
V_{HOT_HYS}	Hysteresis	As percentage to V_{SENSE}		0.1		V/V
V_{R_VSNS}	V_{SENSE} voltage decay when Temperature Hot assert	TS pin voltage rise above $0.65 \cdot V_{SENSE}$		4.77		V
THERMAL SHUTDOWN						
T_{LS_SD}	USB Load Switch Over Temperature	Shutdown threshold		160		$^{\circ}\text{C}$
		Recovery threshold		150		$^{\circ}\text{C}$
T_{SD}	Thermal shutdown	Shutdown threshold		166		$^{\circ}\text{C}$
		Recovery threshold		154		$^{\circ}\text{C}$

8.6 Timing Requirements

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POL(TPS25851-Q1)						
t_{DEGLA_POL}	Asserting deglitch time		100	150	200	ms
t_{DEGLD_POL}	De-asserting deglitch time		8.2	12.5	18	ms
FAULT (TPS25851/2-Q1)						
t_{DEGLA_FAULT}	Asserting deglitch time	(Thermal SD Fault assertion is instantaneous, not subject to this timing)	2.94	4.1	5.42	ms
t_{DEGLD_FAULT}	De-asserting deglitch time		11.09	16.38	23.03	ms
BUS DISCHARGE						
$t_{DEGA_BUS_DC_HG}$	Discharge asserting deglitch		5.6	12.3	21.2	ms
$t_{W_BUS_DCHG}$	V_{BUS} discharge time after sink termination removed from CC lines	$V_{BUS} = 1\text{ V}$, time $I_{SNK_OUT} > 1\text{ mA}$ after sink termination removed from CC lines	170	260	360	ms
POWER SWITCH TIMING						
$t_{IOS_HI_DEG}$	Deglitch time for USB power switch current limit enable	USB port enter overcurrent (per ILIM setting)	1.228	2.048	2.867	ms
$t_{IOS_HI_RST}$	MFI OCP reset timing		9.6	16	22.4	ms
t_{r_USB}	PA_BUS, PB_BUS, BUS voltage rise time	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$ (measured from 10% to 90% of final value)		1.67		ms
t_{f_USB}	PA_BUS, PB_BUS, BUS voltage fall time	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$ (measured from 90% to 10% of final value)		0.49		ms

8.6 Timing Requirements (continued)

Over the recommended operating junction temperature range of -40 °C to 150 °C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
t_{on_USB}	PA_BUS, PB_BUS, BUS voltage turnon-time	$C_L = 1 \mu F, R_L = 100 \Omega$		2.59		ms
t_{off_USB}	PA_BUS, PB_BUS, BUS voltage turnoff-time	$C_L = 1 \mu F, R_L = 100 \Omega$		2.07		ms
t_{IOS_USB}	PA_BUS, PB_BUS, BUS short-circuit response time	$C_L = 1 \mu F, R_L = 1 \Omega$		1		us
t_{r_OUT}	OUT voltage rise time	$C_L = 1 \mu F, R_L = 100 \Omega$ (measured from 10% to 90% of final value)	0.12	0.2	0.28	ms
t_{f_OUT}	OUT voltage fall time	$C_L = 1 \mu F, R_L = 100 \Omega$ (measured from 90% to 10% of final value)	0.16	0.22	0.28	ms
t_{on_OUT}	OUT voltage turnon-time	$C_L = 1 \mu F, R_L = 100 \Omega$	0.6	1.1	1.65	ms
t_{off_OUT}	OUT voltage turnoff-time	$C_L = 1 \mu F, R_L = 100 \Omega$	0.45	0.54	0.62	ms
t_{IOS_OUT}	OUT short-circuit response time	$C_L = 1 \mu F, R_L = 1 \Omega$		1.4	4	us
t_{IOS_VCONN}	CC-VCONN short circuit response time	$C_L = 1 \mu F, R_L = 1 \Omega$		1	3.5	us
t_{r_VCONN}	VCONN output voltage rise time	$C_L = 1 \mu F, R_L = 100 \Omega$ (measured from 10% to 90% of final value); 5.1K Ω on CC1 and 1K Ω on CC2	0.2	0.28	0.36	ms
t_{f_VCONN}	VCONN output voltage fall time	$C_L = 1 \mu F, R_L = 100 \Omega$ (measured from 90% to 10% of final value); 5.1K Ω on CC1 and 1K Ω on CC2	0.18	0.23	0.28	ms
t_{on_VCONN}	VCONN output voltage turnon time	$C_L = 1 \mu F, R_L = 100 \Omega$; 5.1K Ω on CC1 and 1K Ω on CC2	0.7	1.2	1.7	ms
t_{off_VCONN}	VCONN output voltage turnoff time	$C_L = 1 \mu F, R_L = 100 \Omega$; 5.1K Ω on CC1 and 1K Ω on CC2	0.37	0.44	0.51	ms
HICCUP MODE						
T_{HICP_ON}	OUT, PA_BUS, PB_BUS output hiccup mode ON time	OC, V_{OUT} , V_{PA_BUS} , V_{PB_BUS} drop 10%	2.94	4.1	5.42	ms
T_{HICP_OFF}	OUT, PA_BUS, PB_BUS output hiccup mode OFF time	OC, OUT, PA_BUS, PB_BUS connect to GND	367	524	715	ms

8.7 Switching Characteristics

Over the recommended operating junction temperature range of -40 °C to 150 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SW (SW PIN)						
T _{ON_MIN}	Minimum turnon-time		84			ns
T _{ON_MAX}	Maximum turnon-time, HS timeout in dropout		6			μs
T _{OFF_MIN}	Minimum turnoff time		81			ns
D _{max}	Maximum switch duty cycle		98			%
TIMING RESISTOR AND INTERNAL CLOCK						
f _{SW_RANGE}	Switching frequency range using FREQ mode	9 kΩ ≤ R _{FREQ} ≤ 99 kΩ	200	3000		kHz
f _{SW}	Switching frequency	R _{FREQ} = 80.6 kΩ	228	253	278	kHz
		R _{FREQ} = 49.9 kΩ	360	400	440	kHz
		R _{FREQ} = 8.45 kΩ	1980	2200	2420	kHz
FS _{SS}	Frequency span of spread spectrum operation		±6			%
EXTERNAL CLOCK(SYNC)						
f _{FREQ/SYNC}	Switching frequency using external clock on FREQ/SYNC pin		200	3000		kHz


8.7 Switching Characteristics (continued)

Over the recommended operating junction temperature range of -40 °C to 150 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{SYNC_MIN}	Minimum SYNC input pulse width	f _{SYNC} = 400kHz, V _{FREQ/SYNC} > V _{IH_FREQ/SYNC} , V _{FREQ/SYNC} < V _{IL_FREQ/SYNC}		100		ns
T _{LOCK_IN}	PLL lock time			100		μs
t _{DEGA_CC_ATT_DETM}	Attach asserting deglitch in the Detached Mode		1.29	2.05	3.05	ms
t _{DEGA_CC_DETACH_SINKM}	Detach asserting deglitch for exiting SINK Mode		8.2	12.5	18	ms
t _{DEGA_CC_SHORT}	Detach, Rd and Ra asserting deglitch		92	192	339	μs
t _{DEGA_CC_LONG}	Long deglitch		103	148	200	ms


8.8 Typical Characteristics

Unless otherwise specified the following conditions apply: $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, $L = 0.68\text{ }\mu\text{H}$, $C_{SENSE} = 66\text{ }\mu\text{F}$, $C_{PA_BUS} = 1\text{ }\mu\text{F}$, $C_{PB_BUS} = 1\text{ }\mu\text{F}$, $T_A = 25\text{ }^\circ\text{C}$.



$V_{EN/EULVO} = 0\text{ V}$ $PA_CC1 = R_d$ $PB_CC1 = R_d$

FIG 8-1. Shutdown Quiescent Current



$V_{EN/UVLO} = V_{SENSE}$ $PA_CC1/2 = \text{OPEN}$ $PB_CC1/2 = \text{OPEN}$

FIG 8-2. Standby Quiescent Current




FIG 8-3. Precision Device Enable Threshold






FIG 8-4. Precision USB PA/PB Enable Threshold



$V_{SET} = \text{GND}$

FIG 8-5. V_{SENSE} Voltage vs Junction Temperature




$R_{VSET} = 80.6\text{ k}\Omega$


FIG 8-6. V_{SENSE} Voltage vs Junction Temperature

8.8 Typical Characteristics (continued)


Unless otherwise specified the following conditions apply: $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, $L = 0.68\text{ }\mu\text{H}$, $C_{SENSE} = 66\text{ }\mu\text{F}$, $C_{PA_BUS} = 1\text{ }\mu\text{F}$, $C_{PB_BUS} = 1\text{ }\mu\text{F}$, $T_A = 25\text{ }^\circ\text{C}$.




8-7. DCDC UVLO Threshold




8-8. High-side Current Limit vs Input Voltage




8-9. Low-side Current Limit vs Input Voltage



8-10. High-side MOSFET on Resistance vs Junction Temperature




8-11. Low-side MOSFET on Resistance vs Junction Temperature



8-12. USB Power Switch Current Limit vs Junction Temperature


8.8 Typical Characteristics (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, $L = 0.68\text{ }\mu\text{H}$, $C_{SENSE} = 66\text{ }\mu\text{F}$, $C_{PA_BUS} = 1\text{ }\mu\text{F}$, $C_{PB_BUS} = 1\text{ }\mu\text{F}$, $T_A = 25\text{ }^\circ\text{C}$.




$R_{ILIM} = 9.53\text{ k}\Omega$

8-13. USB Power Switch Current Limit vs Junction Temperature




$R_{ILIM} = 15.4\text{ k}\Omega$


8-14. USB Power Switch Current Limit vs Junction Temperature



8-15. OUT Power Switch Current Limit vs Junction Temperature




8-16. V_{CONN} Power Switch Current Limit vs Junction Temperature



$I_{PA/B_BUS} = 2.4\text{ A}$ $V_{SET} = \text{GND}$


8-17. Cable Compensation Voltage vs Junction Temperature




8-18. USB Power Switch On Resistance vs Junction Temperature

8.8 Typical Characteristics (continued)


Unless otherwise specified the following conditions apply: $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, $L = 0.68\text{ }\mu\text{H}$, $C_{SENSE} = 66\text{ }\mu\text{F}$, $C_{PA_BUS} = 1\text{ }\mu\text{F}$, $C_{PB_BUS} = 1\text{ }\mu\text{F}$, $T_A = 25\text{ }^{\circ}\text{C}$.



8-19. OUT Power Switch On Resistance vs Junction Temperature




8-20. VCONN Power Switch On Resistance vs Junction Temperature




$R_{FREQ} = 49.9\text{ k}\Omega$

8-21. Switching Frequency vs Junction Temperature




$R_{FREQ} = 8.45\text{ k}\Omega$

8-22. Switching Frequency vs Junction Temperature




8-23. CC Sourcing Current vs Junction Temperature




8-24. TS Temperature Wam Threshold vs Junction Temperature

8.8 Typical Characteristics (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2.1\text{ MHz}$, $L = 0.68\text{ }\mu\text{H}$, $C_{SENSE} = 66\text{ }\mu\text{F}$, $C_{PA_BUS} = 1\text{ }\mu\text{F}$, $C_{PB_BUS} = 1\text{ }\mu\text{F}$, $T_A = 25\text{ }^\circ\text{C}$.



8-25. TS Temperature Hot Threshold vs Junction Temperature



8-26. SENSE Voltage in Temperature Hot vs Junction Temperature

9 Parameter Measurement Information




FIG 9-1. OUT Rise-Fall Test Load Figure




FIG 9-2. Power-On and Power-Off Timing




FIG 9-3. OUT Discharge During Mode Change




FIG 9-4. Enable Timing, Active-High Enable




FIG 9-5. Output Short-Circuit Parameters

10 Detailed Description

10.1 Overview

The TPS2585x-Q1 is a full-featured solution for implementing a compact USB charging port with support for both Type-C and BC1.2 standards. The device contains an efficient buck regulator power source. For dual Type-C ports, the TPS2585x-Q1 is capable of providing up to 6.6 A of output current at 5.17 V (nominal), 3 A for each Type-C port, 200 mA for the OUT pin, and 200 mA for each VCONN power. The TPS2585x-Q1 is an automotive-focused USB charging controller and offers a robust solution, so TI recommends to add adequate protection (TVS3300 equivalent or better but auto qualified) on the IN pin to protect systems from high-power transients or lightning strikes.


System designers can optimize efficiency or solution size through careful selection of switching frequency in the range of 200 KHz–2400 KHz with sufficient margin to operate above or below the AM radio frequency band. For switching frequency higher than 2400 KHz, the power dissipation significantly increases, so in a high ambient temperature application, the 6.6-A output current capability is not ensured. The TPS2585x-Q1 buck regulator operates in forced PWM mode, ensuring fixed switching frequency regardless of load current. Spread-spectrum frequency dithering reduces harmonic peaks of the switching frequency, potentially simplifying EMI filter design and easing compliance.

Current sensing through a precision FET current sense amplifier on the USB port enables an accurate, user-programmable overcurrent limit setting, and linear cable compensation to overcome IR losses when powering remote USB ports.

The TPS2585x-Q1 includes a TS input for user-programmable thermal protection using a negative temperature coefficient (NTC) resistor.

The device can support the USB Type-C protocol. The TPS25850-Q1 also supports the legacy Battery Charging Specification Rev 1.2 (BC1.2) DCP mode with an auto-detect feature to charge not only BC1.2-compliant handheld devices, but also popular phones and tablets that incorporate their own proprietary charging algorithm. The TPS25851-Q1 supports USB cable polarity detection and fault condition detect for each port. The TPS25852-Q1 can enable each port individually and can report fault condition for each port.

10.2 Functional Block Diagram




10.3 Feature Description


10.3.1 Power-Down or Undervoltage Lockout

The device is in low power mode if the IN terminal voltage is less than VUVLO, so the part is considered *dead* and all the terminals are high impedance. Once the IN voltage rises above the VUVLO threshold, the IC enters sleep mode or active mode, depending on the EN/UVLO voltage.

The voltage on the EN/UVLO pin controls the ON/OFF operation of the TPS2585x-Q1. An EN/UVLO pin voltage higher than V_{EN/UVLO-H} is required to start the internal regulator and begin monitoring the CCn lines for a valid Type-C connection. The internal USB monitoring circuitry is on when V_{IN} is within the operation range and the EN/UVLO threshold is cleared. For TPS25850-Q1, the buck regulator and the USB ports load switch remains OFF until a valid Type-C detection has been made. For TPS25851-Q1 and TPS25852-Q1, the buck regulator starts to operate, however, the USB ports load switch remains OFF until a valid Type-C detection has been made. This feature ensures the *cold socket* (0 V) USB Type-C V_{BUS} requirement is met.

The EN/UVLO pin is an input and cannot be left open or floating. The simplest way to enable the operation of the TPS2585x-Q1 is to connect EN to SENSE. This connection allows self-startup of the TPS2585x-Q1 when V_{IN} is within the operation range. Note that you cannot connect the EN to IN pin directly for self-startup.

Many applications benefit from the employment of enable dividers R_{ENT} and R_{ENB} to establish a precision system UVLO level for the TPS2585x-Q1 shown in  10-1. The system UVLO can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. To ensure the USB port V_{BUS} is within the 5-V operating range as required for USB compliance (for the latest USB specifications and requirements, refer to USB.org), TI suggests that the R_{ENT} and R_{ENB} resistors be chosen such that the TPS2585x-Q1 enables when V_{IN} is approximately 6 V. Considering the dropout voltage of the buck regulator and IR losses in the system, 6 V provides adequate margin to maintain V_{BUS} within USB specifications. If system requirements, such as a warm crank (start) automotive scenario, require operation with V_{IN} < 6 V, the values of R_{ENT} and R_{ENB} can be calculated assuming a lower V_{IN}. An external logic signal can also be used to drive the EN/UVLO input when a microcontroller is present and it is desirable to enable or disable the USB port remotely for other reasons.



 **10-1. System UVLO by Enable Divider**

UVLO configuration using external resistors is governed by the following equations:

$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO_H}} - 1 \right) \times R_{ENB} \quad (1)$$

$$V_{IN(OFF)} = V_{IN(ON)} \times \left(1 - \frac{V_{EN/UVLO_HYS}}{V_{EN/UVLO_H}} \right) \quad (2)$$

For example:

$$V_{IN(ON)} = 6 \text{ V}$$

$$R_{ENT} = 20 \text{ k}\Omega$$

$$R_{ENB} = [(V_{EN}-V_{OUT-H}) / (V_{IN(ON)} - V_{EN})] \times R_{ENT} \quad (3)$$

$$R_{ENB} = 5 \text{ k}\Omega$$

Therefore, $V_{IN(OFF)} = 5.5 \text{ V}$

10.3.2 Input Overvoltage Protection (OVP) - Continuously Monitored

The operation voltage range of the TPS2585x-Q1 is up to 26 V. If the input source applies an overvoltage, the buck regulator HSFET/LSFET turns off immediately. Thus, the USB ports and OUT pin loses their power as well. Once the overvoltage returns to a normal voltage, the buck regulator continues switching and provides power on the USB ports and OUT pin.

During the overvoltage condition, the internal regulator regulates the SENSE voltage at 5 V, so the SENSE always has power for the internal bias circuit and external NTC pullup reference.

10.3.3 Buck Converter

The following operating description of the TPS2585x-Q1 refers to the [Functional Block Diagram](#). The TPS2585x-Q1 integrates a monolithic, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs and USB current-limit switches with charging ports auto-detection. The TPS2585x-Q1 offers a compact solution that achieves up to 6.6 A of continuous output current with excellent load and line regulation over a wide input supply range. The TPS2585x-Q1 supplies a regulated output voltage by turning on the high-side (HS) and low-side (LS) NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V_{IN} . The inductor current i_L increases with linear slope $(V_{IN} - V_{OUT}) / L$. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the LS switch with a slope of $-V_{OUT} / L$. The control parameter of a buck converter is defined as Duty Cycle $D = t_{ON} / T_{SW}$, where t_{ON} is the high-side switch ON time and T_{SW} is the switching period, shown in [Figure 10-2](#). The regulator control loop maintains a constant output voltage by adjusting the duty cycle D . In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: $D = V_{OUT} / V_{IN}$.




Figure 10-2. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPS2585x-Q1 operates in a fixed-frequency, peak-current-mode control to regulate the output voltage. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, making it easy to design, and provides stable operation with a reasonable combination of output capacitors. The TPS2585x-Q1 operates in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

10.3.4 FREQ/SYNC

The switching frequency of the TPS2585x-Q1 can be programmed by the resistor R_{FREQ} from the FREQ/SYNC pin and AGND pin. To determine the FREQ resistance, for a given switching frequency, use 式 4:

$$R_{FREQ} (k\Omega) = 26660 \times f_{SW}^{-1.0483} (kHz) \quad (4)$$





图 10-3. FREQ Set Resistor vs Switching Frequency

The normal method of setting the buck regulator switching frequency is by selecting an appropriate value FREQ resistor, the typical FREQ resistors value are listed in 表 10-1.

表 10-1. Setting the Switching Frequency with FREQ

FREQ (KΩ)	SWITCHING FREQUENCY (KHz)
80.6	253
49.9	400
19.1	1000
8.87	2100
8.45	2200

The FREQ/SYNC pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the FREQ/SYNC pin. When using a low impedance signal source, the frequency setting resistor FREQ is connected in parallel with an AC coupling capacitor, C_{COUP} , to a termination resistor, R_{TERM} (for example, 50 Ω). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10-pF ceramic capacitor can be used for C_{COUP} . The AC coupled peak-to-peak voltage at the FREQ/SYNC pin must exceed the SYNC amplitude threshold of 1.2 V (typ.) to trip the internal synchronization pulse detector, and the minimum SYNC clock HIGH and LOW time must be longer than 100 ns (typ). A 2.5-V or higher amplitude pulse signal coupled through a 1-nF capacitor, C_{SYNC} , is a good starting point. 图 10-4 shows the device synchronized to an external system clock. The external clock must be off before start-up to allow proper start-up sequencing.




10-4. Synchronize to External Clock

The TPS2585x-Q1 switching action can be synchronized to an external clock from 200 KHz to 3 MHz. Even the switching frequency can be set to higher than 2.4 MHz, but TI recommends to set the switching frequency below 2.4 MHz due to the power dissipation, the higher switching frequency results in more power loss on IC, cause the junction temperature and also the board temperature rising, then the device can enter load shedding under high ambient temperature.


10-5, 10-6 and 10-7 show the device switching frequency and behavior under different VIN voltage and $R_{FREQ} = 8.45 \text{ k}\Omega$.

10-8, 10-9 and 10-10 show the device switching frequency and behavior under different VIN voltage and synchronized to an external 2.2-MHz system clock.




VIN = 8 V L = 0.68 μ H $I_{PA_BUS} = 3 \text{ A}$ $I_{PB_BUS} = 3 \text{ A}$

10-5. Switching Frequency When $R_{FREQ} = 8.45 \text{ k}\Omega$




VIN = 13.5 V L = 0.68 μ H $I_{PA_BUS} = 3 \text{ A}$ $I_{PB_BUS} = 3 \text{ A}$

10-6. Switching Frequency When $R_{FREQ} = 8.45 \text{ k}\Omega$




VIN = 18 V L = 0.68 μ H $I_{PA_BUS} = 3 \text{ A}$ $I_{PB_BUS} = 3 \text{ A}$

10-7. Switching Frequency When $R_{FREQ} = 8.45 \text{ k}\Omega$




VIN = 8 V L = 0.68 μ H $I_{PA_BUS} = 3 \text{ A}$ $I_{PB_BUS} = 3 \text{ A}$

10-8. Synchronizing to External 2.2-MHz Clock



VIN = 13.5 V L = 0.68 uH I_{PA_BUS} = 3 A I_{PB_BUS} = 3 A

图 10-9. Synchronizing to External 2.2-MHz Clock



VIN = 18 V L = 0.68 uH I_{PA_BUS} = 3 A I_{PB_BUS} = 3 A

图 10-10. Synchronizing to External 2.2-MHz Clock

10.3.5 Bootstrap Voltage (BOOT)

The TPS2585x-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is 100 nF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over temperature and voltage. The BOOT rail has a UVLO to protect the chip from operation with too little bias, and is typically 2.2 V. If the BOOT capacitor voltage drops below the UVLO threshold, the device initiates a charging sequence using the low-side FET before attempting to turn on the high-side device.

10.3.6 Minimum ON-Time, Minimum OFF-Time

Minimum ON-time, T_{ON_MIN} , is the smallest duration of time that the HS switch can be on. T_{ON_MIN} is typically 84 ns in the TPS2585x-Q1. Minimum OFF-time, T_{OFF_MIN} , is the smallest duration that the HS switch can be off. T_{OFF_MIN} is typically 81 ns in the TPS2585x-Q1. In CCM (FPWM) operation, T_{ON_MIN} and T_{OFF_MIN} limit the voltage conversion range given in a selected switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON_MIN} \times f_{SW} \quad (5)$$

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF_MIN} \times f_{SW} \quad (6)$$

Given fixed T_{ON_MIN} and T_{OFF_MIN} , the higher the switching frequency, the narrower the range of the allowed duty cycle.

Given an output voltage, the choice of the switching frequency affects the allowed input voltage range, solution size, and efficiency. The maximum operation supply voltage can be found by:

$$V_{IN_MAX} = \frac{V_{OUT}}{(f_{SW} \times T_{ON_MIN})} \quad (7)$$

At lower supply voltage, the switching frequency is limited by T_{OFF_MIN} . The minimum V_{IN} can be approximated by:

$$V_{IN_MIN} = \frac{V_{OUT}}{(1 - f_{SW} \times T_{OFF_MIN})} \quad (8)$$

Considering power losses in the system with heavy load operation, V_{IN_MAX} is higher than the result calculated in 式 7.

If minimum ON-time or minimum OFF-time do not support the desired conversion ratio, frequency is reduced, automatically allowing regulation to be maintained during load dump and with very low dropout during cold crank even with high operating-frequency setting.

10.3.7 Internal Compensation

The TPS2585x-Q1 is internally compensated. The internal compensation is designed such that the loop response is stable over the specified operating frequency and output voltage range. The TPS2585x-Q1 is optimized for transient response over the range of $200 \text{ kHz} \leq f_{sw} \leq 3000 \text{ kHz}$.

10.3.8 Selectable Output Voltage (VSET)

The TPS2585x-Q1 provides four different output voltage options. The voltage can be set by an external resistor across the VSET pin. The normal method of setting the buck output voltage is by selecting an appropriate value VSET resistor as shown in 表 10-2.

表 10-2. VSET Configuration vs BUS Output Voltage

VSET CONFIGURATION	V _{SENSE}
Float or pull up to V _{SENSE}	5.1 V
Short to GND	5.17 V
R _{VSET} = 40.2 KΩ	5.3 V
R _{VSET} = 80.6 KΩ	5.4 V

Note that the VSET has an internal weak 20-μA current source to overdrive the pin to SENSE. If this pin is floated, the voltage on this pin approaches the SENSE voltage, and sets the output voltage to 5.1 V. TI does not recommend to float this pin if there is external noise from the PCB board, because the noise interferes with the VSET internal logic block.

10.3.9 Current Limit and Short Circuit Protection

For maximum versatility, the TPS2585x-Q1 includes both a precision, programmable current limit as well cycle-by-cycle current limit to protect the USB port from extreme overload conditions. The R_{ILIM} resistor determines the overload threshold on the USB ports in the event ILIM is shorted to ground to set the default USB current limit. The cycle-by-cycle current limit serves as a backup means of protection.

10.3.9.1 USB Switch Programmable Current Limit (ILIM)

Because the TPS2585x-Q1 integrates two USB current-limit switches, it provides adjustable current limit to prevent USB port overheating. The device engages the two-level current limit scheme, which has one typical current limit, I_{OS_BUS}, and the secondary current limit, I_{OS_HI}. The secondary current limit, I_{OS_HI}, is 1.6x the primary current limit, I_{OS_BUS}. The secondary current limit acts as the current limit threshold for a deglitch time, t_{IOS_HI_DEG}, then the USB power switch current limit threshold is set back to I_{OS_BUS}. 式 9 calculates the value of resistor for adjusting the typical current limit.

$$R_{ILIM}(\text{K}\Omega) = \frac{32273}{I_{OS_BUS}(\text{mA})} \quad (9)$$

This equation assumes an ideal-no variation-external adjusting resistor. To take resistor tolerance into account, first determine the minimum and maximum resistor values based on its tolerance specifications and use these values in the equations. Because of the inverse relationship between the current limit and the adjusting resistor, use the maximum resistor value in the I_{OS(min)} equation and the minimum resistor value in the I_{OS(max)} equation. Typical R_{ILIM} resistor value are listed in 表 10-3.

表 10-3. Setting the Current Limit with R_{ILIM}

R_{ILIM} (K Ω)	I_{OS_BUS} - Current Limit Threshold (mA)
19.1	1690
15.4	2096
11.5	2806
9.53	3386
Short to GND	3550

For the normal application, it can short the ILIM pin to GND directly, which sets a default 3.55-A current limit with a maximum $\pm 15\%$ variation on each USB port to follow the Type-C specification. The TPS2585x-Q1 provides built-in soft-start circuitry that controls the rising slew rate of the output voltage to limit inrush current and voltage surges.

The secondary current limit, I_{OS_HI} , allows the USB port pull out a larger current for a short time during transient overload conditions, which can bring benefits for USB port special overload testing like MFi OCP. In a normal application, once the device is powered on and USB port is not in UVLO, the USB port current limit threshold is overridden by the secondary current limit, I_{OS_HI} , so the USB port can output as high as a $1.6 \times I_{OS_BUS}$ current for typically 2 ms. After the deglitch time, $t_{IOS_HI_DEG}$, the current limit threshold is set back to the typical current with I_{OS_BUS} . The secondary current limit threshold does not resume until after the $t_{IOS_HI_RST}$ deglitch time, which is typically 16 ms. If there is an inrush current higher than the I_{OS_HI} threshold, the current limit is set back to I_{OS_BUS} immediately, without waiting for a $t_{IOS_HI_DEG}$.

The TPS2585x-Q1 responds to overcurrent conditions by limiting output current to I_{OS_BUS} as shown in previous equation. When an overload condition occurs, the device maintains a constant output current and the output voltage reduces accordingly. Three possible overload conditions can occur:

- The first condition is when a short circuit or overload is applied to the USB output when the device is powered up or enabled. There can be inrush current and once it triggers the approximate 8-A threshold, a fast turnoff circuit is activated to turn off the USB power switch within t_{IOS_USB} before the current limit control loop is able to respond (shown in 10-11). After the fast turnoff is triggered, the USB power switch current-sense amplifier is over-driven during this time and momentarily disables the internal N-channel MOSFET to turn off USB port. The current-sense amplifier then recovers and ramps the output current with a soft start. If the USB port is still in overcurrent condition, the short circuit and overload hold the output near zero potential with respect to ground and the power switch ramps the output current to I_{OS_BUS} . If the overcurrent limit condition lasts longer than 4.1 ms, the corresponding USB channel enters hiccup mode with 524 ms of off-time and 4.1 ms of on-time.




图 10-11. Response Time to BUS Short-Circuit

- The second condition is the load current increases above I_{OS_BUS} but below the I_{OS_HI} setting. The device allows the USB port to output this large current for $t_{IOS_HI_DEG}$, without limiting the USB port current to I_{OS_BUS} . After the $t_{IOS_HI_DEG}$ deglitch time, the device limits the output current to I_{OS_BUS} and works in a

constant current-limit mode. If the load demands a current greater than I_{OS_BUS} , the USB output voltage decreases to $I_{OS_BUS} \times R_{LOAD}$ for a resistive load, which is shown in [Figure 10-12](#). If the overcurrent limit condition lasts longer than 4.1 ms, the corresponding USB channel enters hiccup mode with 524 ms of off-time and 4.1 ms of on-time. Another USB channel still works normally.




Figure 10-12. BUS Overcurrent Protection

- The third condition is the load current increases just over the I_{OS_HI} setting. In this case, the load current does not trigger the fast turnoff. The USB power switch current limit threshold is set back to the primary current limit, I_{OS_BUS} , immediately. If the load still demands a current greater than I_{OS_BUS} , the USB output voltage decreases to $I_{OS_BUS} \times R_{LOAD}$ for a resistive load, which is shown in [Figure 10-13](#). If the overcurrent limit condition lasts longer than 4.1 ms, the corresponding USB channel enters hiccup mode with 524 ms of off-time and 4.1 ms of on-time. Another USB channel still works normally.




Figure 10-13. BUS Overcurrent Protection: Two-Level Current Limit

The TPS2585x-Q1 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the previously mentioned cases. Thermal limiting turns off the internal NFET and starts when the NFET junction temperature exceeds 160°C (typical). The device remains off until the NFET junction temperature cools 10°C (typical) and then restarts. This extra thermal protection mechanism can help prevent further junction temperature rise, which can cause the device to turn off due to junction temperature exceeding the main thermal shutdown threshold, T_{SD} .

10.3.9.2 Interlocking for Two-Level USB Switch Current Limit

The TPS2585x-Q1 has two USB ports. Because the secondary current limit, I_{OS_HI} , is 1.6x of the primary current limit, I_{OS_BUS} , if the two USB ports pull out large current at the same time, then the DC/DC regulator is overloaded, and DC/DC regulator output voltage can be crashed. To avoid these potential issues, the TPS2585x-Q1 adopts the interlocking scheme to manage the current limits of the two USB ports.

For interlocking, if one USB port current is beyond the primary current limit threshold, I_{OS_BUS} , then another USB port current limit threshold is overridden to the primary current limit, I_{OS_BUS} , immediately. With this control scheme, the TPS2585x-Q1 only allows one USB port to output a large current, which can be as high as 1.6x of the primary current limit, I_{OS_BUS} , at the same time. Ensure the DC/DC regulator has enough energy to sustain its output voltage. That means in MFi OCP testing, the DC/DC regulator supports up to 8.4 A output current during the $t_{IOS_HI_DEG}$ deglitch time, which 4.8 A for the USB type-C port which under testing, 3 A for another USB type-C port, and maximum 0.6 A total for VCONN and OUT.

10.3.9.3 Cycle-by-Cycle Buck Current Limit

There is a buck regulator cycle-by-cycle current limit on both the peak and valley of the inductor current.

High-side MOSFET overcurrent protection is implemented by the nature of the peak current mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. The peak current of HS switch is limited by a clamped maximum peak current threshold, I_{HS_LIMIT} , which is constant. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch does not turn OFF at the end of a switching cycle if its current is above the LS current limit, I_{LS_LIMIT} . The LS switch is kept ON so that the inductor current keeps ramping down until the inductor current ramps below the LS current limit, I_{LS_LIMIT} . Then, the LS switch is turned OFF and the HS switch is turned on after a dead time. This action is somewhat different than the more typical peak current limit, and results in 式 10 for the maximum load current.

$$I_{OUT_MAX} = I_{LS_LIMIT} + \frac{(V_{IN} - V_{OUT})}{2 \times f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}} \quad (10)$$

10.3.9.4 OUT Current Limit

The TPS2585x-Q1 can provide 200-mA current at the OUT pin to power the auxiliary loads, such as USB HUB, LEDs. The input of the OUT power switch comes from the buck regulator output, so the OUT voltage is same with the SENSE voltage, but deduct the OUT R_{DS-ON} voltage loss.

Because the OUT power is provided by buck regulator, for TPS25850-Q1, the buck regulator is not operating unless R_d is inserted. In normal application, if no USB Type-C cable plug-in, then TPS25850-Q1 OUT voltage is zero. For TPS25851-Q1 and TPS25852-Q1, the buck regulator will operate even though R_d is not inserted, so even if no USB Type-C cable plug-in, the TPS25851-Q1 and TPS25852-Q1 OUT still have a voltage same with the SENSE voltage.

If the OUT current reaches the current limit level, the OUT pin MOSFET works in a constant current-limit mode. If the overcurrent limit condition lasts longer than 4.1 ms, it enters hiccup mode with 4.1 ms of on-time and 524 ms of off-time.

10.3.10 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. In the vehicle from the voltage regulator output V_{OUT} to V_{BUS} (input voltage of portable device), the total resistance of PCB trace, connector, and cable resistances causes an IR drop at the portable device input, so the charging current of most portable devices is less than their expected maximum charging current. The voltage drop is shown in 图 10-14.




Figure 10-14. Voltage Drop

To handle this case, the TPS2585x-Q1 has a built-in cable compensation function where the droop compensation linearly increases the voltage at the SENSE pin of the TPS2585x-Q1 as load current increases, to maintain a fairly constant output voltage at the load-side voltage.

The TPS2585x-Q1 internal comparator compares the current-sense output voltage of the two current-limit switches and uses the larger current-sense output voltage to compensate for the line drop voltage. The cable compensation amplitude increases linearly as the load current increases. The cable compensation also has an upper limitation. The cable compensation at output currents greater than 2.4 A is 90 mV and is shown in [Figure 10-15](#). Note the cable compensation only works when you short the VSET to GND. For the other VSET configuration, the cable compensation is not available.




Figure 10-15. Dual Ports Cable Compensation

10.3.11 Thermal Management With Temperature Sensing (TS) and OTSD

The TS input pin allows for user-programmable thermal protection (for the TS pin thresholds, see the [Electrical Characteristics](#)). The TS input pin threshold is ratiometric with V_{SENSE} . The external resistor divider setting, V_{TS} , must be connected to the TPS2585x-Q1 SENSE pin to achieve accurate results (refer to the [Figure 10-16](#)). When $V_{TS} = 0.5 \times V_{SENSE}$, the TPS2585x-Q1 performs below action:

- If operating with 3-A Type-C advertisement, the Px_CC1, Px_CC2 pin automatically reduces advertisement to the 1.5-A level.




FIG 10-16. TS Input

If the overtemperature condition persists, causing $V_{TS} = 0.65 \times V_{SENSE}$, the TPS2585x-Q1 performs below actions:

- Broadcasts the default USB power mode, in default USB power, the charging is ideally reduced further per the USB2.0 and USB3.0 specification.
- Buck regulator output voltage at the SENS pin is reduced to 4.77 V.

If the overtemperature condition persists, causing T_J to reach the OTSD threshold, then the device thermal shuts down. FIG 10-17 shows the TPS25850-Q1 behavior when TS pin voltage trigger the Temp Warm and Temp Hot threshold.




FIG 10-17. TPS25850-Q1 Behavior When Trigger Temp Warm/Hot Threshold


The NTC thermistor must be placed near the hottest point on the PCB. In most cases, this placement is close to the SW node of the TPS2585x-Q1, near the buck inductor.

Tuning the V_{NTC} threshold levels of V_{TEMP_WARM} and V_{TEMP_HOT} is achieved by adding R_{SER} , R_{PARA} , or both R_{SER} and R_{PARA} in conjunction with R_{NTC} . FIG 10-18 is an example illustrating how to set the V_{TEMP_WARM} threshold between 81°C and 90°C with a ΔT between $TEMP_WARM$ assertion and $TEMP_HOT$ assertion of 18°C to 29°C. Consult the chosen NTC manufacturer's specification for the value of β . Establishing the desired warning and shutdown thresholds can take some iteration.

Below is NTC spec and resistor value used in FIG 10-18 example.

- $R_0 = 470 \text{ k}\Omega$. $\beta = 4750$. $R_{NTC} = R_0 \times \exp \beta \times (1/T - 1/T_0)$.

- $R_{\text{PARA}} = 100 \text{ k}\Omega$.
- $R_{\text{SER}} = 5.1 \text{ k}\Omega$.
- $R_B = R_{\text{NTC}}(\text{at TEMP_WARM}) = 27 \text{ k}\Omega$.



Rising Thresholds		V (V)	T NTC (°C)	T NTC (°C)	T NTC ser (°C)	T NTC + ser (°C)
Temp Warm	=VSENSE * 0.5	2.55	90	81	95	89
Temp Hot	=VSENSE * 0.65	3.315	108	103	121	118
TEMP_HOT - TEMP_WARM			18	22	26	29

✎ 10-18. V_{TS} Threshold Design Examples

10.3.12 Thermal Shutdown

The device has an internal overtemperature shutdown threshold, T_{SD} , to protect the device from damage and overall safety of the system. When the device temperature exceeds T_{SD} , the device is turned off when thermal shutdown activates. Once the die temperature falls below 154°C (typ.), the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

10.3.13 USB Enable On/Off Control (TPS25852-Q1)

The PA_EN and PB_EN are the on/off control input pins for PA_USB and PB_USB, respectively. The USB switch is active when Px_EN is pulled high. Pull the Px_EN voltage to logic low to shut down the USB switch with an output discharge. Connect Px_EN to SENSE for automatic start-up, or control them by an external on/off signal from the microcontroller or USB HUB.

10.3.14 FAULT Indication (TPS25851-Q1 and TPS25852-Q1)

For the TPS25851-Q1 and TPS25852-Q1, PA_FAULT and PB_FAULT are the fault indication pins for PA_USB and PB_USB, respectively. FAULT is in an open-drain state during shutdown, start-up, or normal condition. When the USB switch enters hiccup mode, or overtemperature thermal shutdown (OTSD) is triggered, $\overline{\text{Px_FAULT}}$ is pulled low. FAULT asserts (logic low) on an individual USB switch during an over-current or overtemperature condition. $\overline{\text{Px_FAULT}}$ switches high after the fault condition is removed, and the USB output voltage goes high again.

The device features an active-low, open-drain fault output. Connect a 100-k Ω pullup resistor from $\overline{\text{Px_FAULT}}$ to SENSE or other suitable I/O voltage. $\overline{\text{Px_FAULT}}$ can be left open or tied to GND when not used.

表 10-4 summarizes the conditions that generate a fault and actions taken by the device.

表 10-4. Fault Conditions

EVENT	CONDITION	ACTION
Over-current on Px_BUS	$I_{\text{Px_BUS}} > \text{Programmed } I_{\text{LIM}}$	Px_BUS load switch enter hiccup mode. The fault indicator asserts with a 4.1-ms deglitch and de-asserts with a 16.4-ms deglitch. The fault indicator remains asserted during the Px_BUS overload condition.
TPS2585x-Q1 overtemperature	$T_J > T_{SD}$	The device immediately disables and asserts fault indicator with no deglitch. The device attempts to power up once the die temperature decreases below the thermal hysteresis threshold as specified.

10.3.15 USB Specification Overview

All USB ports are capable of providing a 5-V output, making them a convenient power source for operating and charging portable devices. USB specification documents outline specific power requirements to ensure interoperability. In general, a USB 2.0 port host port is required to provide up to 500 mA; a USB 3.0 or USB 3.1 port is required to provide up to 900 mA; ports adhering to the USB Battery Charging 1.2 Specification provide up to 1500 mA; newer Type-C ports can provide up to 3000 mA. Though USB standards governing power requirements exist, some manufacturers of popular portable devices created their own proprietary mechanisms to extend allowed available current beyond the 1500-mA maximum per BC 1.2. While not officially part of the standards maintained by the USB-IF, these proprietary mechanisms are recognized and implemented by manufacturers of USB charging ports.

The TPS2585x-Q1 device supports five of the most-common USB-charging schemes found in popular hand-held media and cellular devices:

- USB Type-C (1.5-A and 3-A advertisement)
- USB Battery Charging Specification BC1.2 DCP mode
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider 3 mode
- 1.2-V mode

10.3.16 USB Type-C® Basics

For a detailed description of the Type-C specification, refer to the [USB-IF website](#) to download the latest released version. Some of the basic concepts of the Type-C spec that pertains to understanding the operation of the TPS2585x-Q1 (a DFP device) are described as follows.

USB Type-C removes the need for different plug and receptacle types for host and device functionality. The Type-C receptacle replaces both the Type-A and Type-B receptacles because the Type-C cable is plug-able in either direction between the host and device. A host-to-device logical relationship is maintained by the configuration channel (CC). Optionally, hosts and devices can be either providers or consumers of power when USB PD communication is used to swap roles.

All USB Type-C ports operate in one of following data modes:

- Host mode: The port can only be a host (provider of power).
- Device mode: The port can only be a device (consumer of power).
- Dual-Role mode: The port can be either a host or device.

Port types:

- DFP (Downstream Facing Port): Host
- UFP (Upstream Facing Port): Device
- DRP (Dual-Role Port): Host or Device

Valid DFP-to-UFP connections:

- 表 10-5 describes valid DFP-to-UFP connections.
- Host-to-Host or Device-to-Device have no functions.

表 10-5. DFP-to-UFP Connections

	HOST-MODE PORT	DEVICE-MODE PORT	DUAL-ROLE PORT
Host-Mode Port	No function	Works	Works
Device-Mode Port	Works	No function	Works
Dual-Role Port	Works	Works	Works ⁽¹⁾

(1) This port can be automatic or manually driven.

10.3.16.1 Configuration Channel

The function of the configuration channel is to detect connections and configure the interface across the USB Type-C cables and connectors.

Functionally, the Configuration Channel (CC) is used to serve the following purposes:

- Detect connect to the USB ports.
- Resolve cable orientation and twist connections to establish USB data bus routing.
- Establish DFP and UFP roles between two connected ports.
- Discover and configure power: USB Type-C current modes or USB Power Delivery.
- Discover and configure optional Alternate and Accessory modes.
- Enhances flexibility and ease of use.

Typical flow of DFP-to-UFP configuration is shown in 図 10-19.

**図 10-19. Flow of DFP-to-UFP Configuration**

10.3.16.2 Detecting a Connection

DFPs and DRPs fulfill the role of detecting a valid connection over USB Type-C. 図 10-20 shows a DFP-to-UFP connection made with a Type-C cable. As shown in 図 10-20, the detection concept is based on being able to detect terminations in the product that have been attached. A pull-up and pull-down termination model is used. A pull-up termination can be replaced by a current source.

- In the DFP-UFP connection, the DFP monitors both CC pins for a voltage lower than the unterminated voltage.
- An UFP advertises R_d on both its CC pins (CC1 and CC2).
- A powered cable advertises R_a on only one of the CC pins of the plug. R_a is used to inform the source to apply VCONN.
- An analog audio device advertises R_a on both CC pins of the plug, which identifies it as an analog audio device. VCONN is not applied on either CC pin in this case.




图 10-20. DFP-UFP Connection

For USB Type-C solutions, two pins (CC1, CC2) on the connector are used to establish and manage the source-to-sink connection. The general concept for setting up a valid connection between a source and a sink is based on being able to detect terminations residing in the product being attached. To aid in defining the functional behavior of CC, a pull-up (R_p) and pull-down (R_d 5.1 k Ω) termination model is used based on a pull-up resistor and pull-down resistor.

Initially, a source exposes independent R_p terminations on its CC1 and CC2 pins, and a sink exposes independent R_d terminations on its CC1 and CC2 pins. The source-to-sink combination of this circuit configuration represents a valid connection. To detect this connection, the source monitors CC1 and CC2 for a voltage lower than its unterminated voltage. The choice of R_p is a function of the pull-up termination voltage and the detection circuit of the source. This indicates that either a sink, a powered cable, or a sink connected by a powered cable has been attached. Prior to the application of VCONN, a powered cable exposes R_a (typically 1 k Ω) on its VCONN pin. R_a represents the load on VCONN plus any resistive elements to ground. In some cable plugs, this can be a pure resistance, and in others, it can simply be the load.

The source must be able to differentiate between the presence of R_d and R_a to know whether there is a sink attached and where to apply VCONN. The source is not required to source VCONN unless R_a is detected. Two special termination combinations on the CC pins as seen by a source are defined for directly attached accessory modes: R_a/R_a for audio adapter accessory mode and R_d/R_d for debug accessory mode.

10.3.16.3 Plug Polarity Detection (TPS25851-Q1)

Reversible Type-C plug orientation is reported by the $\overline{Px_POL}$ pin when a UFP is connected. However, when there is no UFP attached, $\overline{Px_POL}$ remains de-asserted irrespective of cable plug orientation. 表 10-6 describes the $\overline{Px_POL}$ state based on which device CC pin detects V_{RD} from an attached UFP pulldown.

表 10-6. Plug Polarity Detection

Px_CC1	Px_CC2	Px_POL	STATE
Rd	Open	Hi-Z	UFP connected
Open	Rd	Asserted (pulled low)	UFP connected with reverse plug orientation

10.3.17 USB Port Operating Modes

10.3.17.1 USB Type-C® Mode

The TPS2585x-Q1 is a Type-C controller that supports all Type-C functions in a downstream facing port. The TPS2585x-Q1 is also used to manage current advertisement and protection to a connected UFP and active cable. When V_{SENSE} exceeds the undervoltage lockout threshold, the device samples the EN pin. A high level on this pin enables the device and normal operation begins. Having successfully completed its start-up sequence,

the device now actively monitors its CC1 and CC2 pins for attachment to a UFP. When a UFP is detected on either the CC1 or CC2 pin the USB power switch turn-ons. If Ra is detected on the other CC pin (not connected to UFP), VCONN is applied to allow current to flow to the CC pin connected to Ra.

10.3.17.2 Dedicated Charging Port (DCP) Mode (TPS25850-Q1 Only)

A DCP only provides power and does not support data connection to an upstream port. As shown in the following sections, a DCP is identified by the electrical characteristics of the data lines. The TPS25850-Q1 only emulates one state, DCP-auto state. In the DCP-auto state, the device charge-detection state machine is activated to selectively implement charging schemes involved with the shorted, Divider 3 and 1.2-V modes. The shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, whereas the Divider 3 and 1.2-V modes are employed to charge devices that do not comply with the BC1.2 DCP standard.

10.3.17.2.1 DCP BC1.2 and YD/T 1591-2009

Both standards specify that the D+ and D– data lines must be connected together with a maximum series impedance of 200 Ω , as shown in [Figure 10-21](#).




Figure 10-21. DCP Supporting BC1.2 and YD/T 1591-2009

10.3.17.2.2 DCP Divider-Charging Scheme

The device supports Divider 3, as shown in [Figure 10-22](#). In the Divider 3 charging scheme the device applies 2.7 V and 2.7 V to D+ and D– data lines.




Figure 10-22. Divider 3 Mode

10.3.17.2.3 DCP 1.2-V Charging Scheme

The DCP 1.2-V charging scheme is used by some hand-held devices to enable fast charging at 2 A. The TPS25850-Q1 device supports this scheme in DCP-auto state before the device enters BC1.2 shorted mode. To simulate this charging scheme, the D+ and D– lines are shorted and pulled up to 1.2 V for a fixed duration. Then the device moves to DCP shorted mode as defined in the BC1.2 specification and as shown in [Figure 10-23](#).




Figure 10-23. 1.2-V Mode

10.3.17.3 DCP Auto Mode (TPS25850-Q1)

The TPS25850-Q1 device integrates an auto-detect state machine that supports all the DCP charging schemes as shown in [Figure 10-24](#). The auto-detect state machine starts in the Divider 3 scheme. If a BC1.2 or YD/T 1591-2009 compliant device is attached, the TPS25850-Q1 device responds by turning the power switch back on without output discharge and operating in 1.2-V mode briefly before entering BC1.2 DCP mode. Then, the auto-detect state machine stays in that mode until the device releases the data line, in which case, the auto-detect state machine goes back to the Divider 3 scheme. When a Divider 3-compliant device is attached, the TPS25850-Q1 device stays in the Divider 3 state.




Figure 10-24. DCP Auto Mode

10.4 Device Functional Modes

10.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPS2585x-Q1. When V_{EN} is below 1.2 V (typical), the device is in shutdown mode. The TPS2585x also employs V_{IN} overvoltage lock out protection and V_{SENSE} undervoltage lock out protection. If V_{IN} voltage is above its respective OVLO level V_{OVLO} , or V_{SENSE} voltage is below its respective UVLO level V_{DCDC_UVLO} , the DC/DC converter turns off.

10.4.2 Active Mode

The TPS2585x-Q1 is in active mode when V_{EN} is above the precision enable threshold, V_{SENSE} is above its respective UVLO levels and a valid detection has been made on the CC lines. The simplest way to enable the TPS2585x-Q1 is to connect the EN pin to SENSE pin. This connection allows self startup when the input voltage is in the operating range (5.5 V to 26 V) and a UFP detection is made.

In active mode, the TPS25850-Q1 buck regulator does not operate unless R_d is inserted, the TPS25851-Q1 and TPS25852-Q1 buck regulator operates even though R_d is not inserted. Then the buck regulator operates with Forced Pulse Width Modulation (FPWM), also referred to as Forced Continuous Conduction Mode (FCCM). This action ensures the buck regulator switching frequency remains constant under all load conditions. FPWM operation provides low output voltage ripple, tight output voltage regulation, and constant switching frequency. Built-in spread-spectrum modulation aids in distributing spectral energy across a narrow band around the switching frequency programmed by the $FREQ/SYNC$ pin. Under light load conditions the inductor current is allowed to go negative. A negative current limit of $I_{L-NEG-LS}$ is imposed to prevent damage to the regulator's low side FET. During operation, the TPS2585x-Q1 synchronizes to any valid clock signal on the $FREQ/SYNC$ input.

11 Application and Implementation

Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

11.1 Application Information

The TPS2585x-Q1 is a step down DC-to-DC regulator and USB charge port controller. The device typically used in automotive systems to convert a DC voltage from the vehicle battery to 5-V DC with a maximum output current of 6.6-A in dual Type-C ports applications. The TPS2585x-Q1 engages a high efficiency buck converter, letting the device operate at as high as 85°C ambient temperature with full load. The following design procedure can be used to select components for the TPS2585x-Q1.

11.2 Typical Applications

The TPS2585x-Q1 only requires a few external components to convert from a wide voltage range supply to a 5-V output to power USB devices. 図 11-1 shows the TPS25850-Q1 typical application schematic for Dual Type-C charging ports.




図 11-1. TPS25850-Q1 Typical Application Circuit for 2.1-MHz f_{sw}

As a quick start guide, 表 11-1 provides typical component values for some of the most common configurations. The values given in 表 11-1 are typical. Other values can be used to enhance certain performance criterion as

required by the application. The integrated buck regulator of TPS2585x-Q1 is internally compensated and optimized for a reasonable selection of external inductance and capacitance. The external components have to fulfill the needs of the application, but also the stability criteria of the control loop of the device.

表 11-1. L and C_{OUT} Typical Values

f _{sw}	V _{OUT} WITHOUT CABLE COMPENSATION	L	C _{HF} + C _{IN}	C _{BOOT}	RATED C _{OUT}
400 KHZ	5.17 V	3.3 μH	1 × 100 nF + 1 × 47 μF	1 × 100 nF	3 × 47 μF
2.1 MHz	5.17 V	0.68 μH	1 × 100 nF + 1 × 22 μF	1 × 100 nF	3 × 22 μF

1. The inductance value is calculated based on max V_{IN} = 18 V.
2. All the C_{OUT} values are after derating and use low ESR ceramic capacitors.
3. The C_{OUT} is the buck regulator output capacitors at the SENSE pin.

11.2.1 Design Requirements

The detailed design procedure is described based on a design example. For this design example, use the parameters listed in 表 11-2 as the input parameters.

表 11-2. Design Example Parameters

Input voltage, V _{IN}	13.5-V typical, range from 8 V to 18 V
Output voltage, V _{SENSE}	5.17 V
Maximum output current	6.6 A
Switching frequency, f _{sw}	2.1 MHz

11.2.2 Detailed Design Procedure

11.2.2.1 Output Voltage Setting

The output voltage of TPS2585x-Q1 is programmed by the VSET pin, and if short VSET to GND, sets the output voltage at 5.17 V and enables the cable compensation function, and the output voltage increases linearly with increasing load current. Refer to 表 10-2 for more details on output voltage setting. Cable compensation can be used to increase the voltage on the SENSE pin linearly with increasing load current. Refer to the [list item in Ground Plane and Thermal Considerations](#) section for more details on cable compensation setting. If cable compensation is not desired, use a 0-Ω R_{IMON} resistor.

11.2.2.2 Switching Frequency

The recommended switching frequency of the TPS2585x-Q1 is in the range of 250 KHz–400 KHz for high efficiency. Choose R_{FREQ} = 49.9 kΩ for 400-KHz operation. To choose a different switching frequency, refer to 表 10-1.

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, and hence, a more compact design. In automotive USB charging applications, it tends to operate at either 400 kHz below the AM band, or 2.1 MHz above the AM band. In this example, 2.1 MHz is chosen.

11.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current, and the rated current. The inductance is based on the desired peak-to-peak ripple current, Δi_L. Because the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN}. Use 式 12 to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} must be 20% to 40%. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, the maximum device current must still be used. During an instantaneous short or overcurrent operation event, the RMS and peak inductor current can be high. The inductor current rating must be higher than the current limit of the device.

$$\Delta i_L = \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{V_{IN_MAX} \times L \times f_{SW}} \quad (11)$$

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}} \quad (12)$$

In general, Choose lower inductance in switching power supplies because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. Too low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load can be falsely triggered. Too low of an inductance also generates more conduction loss and inductor core loss. Larger inductor current ripple also implies larger output voltage ripple with the same output capacitors. With peak current mode control, TI does not recommend to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose $K_{IND} = 0.3$, and find an inductance of approximately 0.682 μH . Select the next standard value of 0.68 μH .

11.2.2.4 Output Capacitor Selection

The output capacitor or capacitors, C_{OUT} , must be chosen with care because it directly affects the steady state output voltage ripple, loop stability, and the voltage overshoot or undershoot during load current transients.

The value of the output capacitor and its ESR, determine the output voltage ripple and load transient performance. The output capacitor is usually limited by the load transient requirements rather than the output voltage ripple if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a fast large load increase happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The control loop of the regulator usually needs four or more clock cycles to respond to the output voltage droop. The output capacitance must be large enough to supply the current difference for four clock cycles to maintain the output voltage within the specified range. 表 11-3 can be used to find output capacitors for a few common applications. In this example, good transient performance is desired giving 3 x 22- μF ceramic as the output capacitor.

表 11-3. Selected Output Capacitor

FREQUENCY	C_{OUT}	SIZE AND COST	TRANSIENT PERFORMANCE
2.1 MHz	3 x 22 μF ceramic	Small size	Good
2.1 MHz	2 x 47 μF ceramic	Small size	Better
2.1 MHz	2 x 22 μF ceramic	Smallest size	Minimum
400 KHz	3 x 47 μF ceramic	Small size	Good
400 KHz	2 x 47 μF ceramic	Small size	Minimum
400 KHz	4 x 22 μF + 1 x 260 μF , < 50-m Ω electrolytic	Larger size, low cost	Good
400 KHz	1 x 4.7 μF + 2 x 10 μF + 1 x 260 μF , < 50-m Ω electrolytic	Lowest cost	Minimum

where

- K_{IND} = Ripple ratio of the inductor ripple current ($\Delta i_L / I_{OUT}$)
- I_{OL} = Low level output current during load transient
- I_{OH} = High level output current during load transient
- V_{US} = Target output voltage undershoot
- V_{OS} = Target output voltage overshoot

11.2.2.5 Input Capacitor Selection

The TPS2585x-Q1 device requires a high frequency input decoupling capacitor or capacitors, depending on the application. A high-quality ceramic capacitor type X5R or X7R with sufficient voltage rating is recommended. The ceramic input capacitors provide a low impedance source to the converter in addition to supplying the ripple

current and isolating switching noise from other circuits. The typical recommended value for the high frequency decoupling capacitor is 10 μF of ceramic capacitance. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple, maintain the input voltage during load transients, or both. In addition, a small case size 100-nF ceramic capacitor must be used at IN and PGND, immediately adjacent to the converter. This action provides a high frequency bypass for the control circuits internal to the device. For this example a 10- μF , 50-V, X7R (or better) ceramic capacitor is chosen, and the 100-nF ceramic capacitor must also be rated at 50 V with an X7R or better dielectric.

Additionally, an electrolytic capacitor on the input in parallel with the ceramics can be required, especially if long leads from the automotive battery to the IN pin of the TPS2585x-Q1, cold or warm engine crank requirements, and so forth. The moderate ESR of this capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable or the trace.

11.2.2.6 Bootstrap Capacitor Selection

The TPS2585x-Q1 design requires a bootstrap capacitor (C_{BOOT}). The recommended capacitor is 100 nF and rated 16 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

11.2.2.7 Undervoltage Lockout Set-Point

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB} . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. 式 13 can be used to determine the V_{IN} UVLO level.

$$V_{\text{IN_RISING}} = V_{\text{ENH}} \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}} \quad (13)$$

The EN rising threshold (V_{ENH}) for the TPS2585x-Q1 is set to be 1.3 V (typical). Choose 10 k Ω for R_{ENB} to minimize input current from the supply. If the desired V_{IN} UVLO level is at 6.0 V, then the value of R_{ENT} can be calculated using 式 14:

$$R_{\text{ENT}} = \left(\frac{V_{\text{IN_RISING}}}{V_{\text{ENH}}} - 1 \right) \times R_{\text{ENB}} \quad (14)$$

式 14 yields a value of 36.1 k Ω . The resulting falling UVLO threshold equals 5.5 V and can be calculated by 式 15, where EN hysteresis ($V_{\text{EN_HYS}}$) is 0.1 V (typical).

$$V_{\text{IN_FALLING}} = (V_{\text{ENH}} - V_{\text{EN_HYS}}) \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}} \quad (15)$$


Note that it cannot connect EN to IN pin directly for self-start up. Because the voltage rating of EN pin is 11 V, tying it to VIN directly damages the device. The simplest way to enable the operation of the TPS2585x-Q1 is to connect the EN to V_{SENSE} . This connection allows the automatic start up when VIN is within the operation range.

11.2.2.8 Cable Compensation Set-Point

The TPS2585x-Q1 must short the VSET pin to ground to enable the cable compensation. With that setting, the buck regulator increases its output voltage linearly as the load current increases, and the voltage compensation at the currents of the USB ports greater than 2.4 A is 90 mV.


11.2.3 Application Curves

Unless otherwise specified the following conditions apply: $V_{IN} = 13.5\text{ V}$, $f_{SW} = 2100\text{ kHz}$, $L = 0.68\text{ }\mu\text{H}$, $C_{SENSE} = 66\text{ }\mu\text{F}$, $C_{PA_BUS} = 1\text{ }\mu\text{F}$, $C_{PB_BUS} = 1\text{ }\mu\text{F}$, $I_{LIM} = \text{GND}$, $T_A = 25\text{ }^\circ\text{C}$.




VSET = GND $f_{SW} = 400\text{ kHz}$ $L = 3.3\text{ }\mu\text{H}$

11-2. Buck Only Efficiency




VSET = GND $f_{SW} = 2100\text{ kHz}$ $L = 0.68\text{ }\mu\text{H}$

11-3. Buck Only Efficiency




PA_BUS = 3A, $f_{SW} = 2100\text{ kHz}$ $L = 0.68\text{ }\mu\text{H}$
PB_BUS = 3A

11-4. 2.1-MHz EMI Results (Without CM Filter)




VSET = GND $f_{SW} = 2100\text{ kHz}$

11-5. Load Regulation




VSET = GND $f_{SW} = 2100\text{ kHz}$

11-6. Line Regulation




VSET = $I_{PA_BUS} = 0\text{ A to }3\text{ A}$ $I_{PB_BUS} = 3\text{ A}$ $f_{SW} = 2100\text{ kHz}$
 V_{SENSE}

11-7. Load Transient Without Cable Compensation




VSET = $I_{PB_BUS} = 0\text{ A to }3\text{ A}$ $I_{PA_BUS} = 3\text{ A}$ $f_{SW} = 2100\text{ kHz}$
 V_{SENSE}

11-8. Load Transient Without Cable Compensation




VSET = $I_{PA_BUS} = 0.75\text{ A to }2.25\text{ A}$ $I_{PB_BUS} = 0\text{ A}$ $f_{SW} = 400\text{ kHz}$
 V_{SENSE}

11-9. Load Transient Without Cable Compensation




VSET = $I_{PA_BUS} = 0\text{ A to }3\text{ A}$ $I_{PB_BUS} = 3\text{ A}$ $f_{SW} = 2100\text{ kHz}$
 GND

11-10. Load Transient With Cable Compensation




VSET = $I_{PA_BUS} = 0.75\text{ A to }2.25\text{ A}$ $I_{PB_BUS} = 0\text{ A}$ $f_{SW} = 400\text{ kHz}$
 GND

11-11. Load Transient With Cable Compensation




11-12. Dropout Characteristic




VSET = GND $I_{PA_BUS} = 3\text{ A}$ $I_{PB_BUS} = 3\text{ A}$ $f_{SW} = 2100\text{ kHz}$

11-13. 6-A Output Ripple




VSET = GND $I_{PA_BUS} = 0.1\text{ A}$ $I_{PB_BUS} = 0\text{ A}$ $f_{SW} = 2100\text{ kHz}$

11-14. 100-mA Output Ripple




VSET = GND $I_{PA_BUS} = 0\text{ A}$ $I_{PB_BUS} = 0\text{ A}$ $f_{SW} = 2100\text{ kHz}$

11-15. No Load Output Ripple




VIN = 0 V to 13.5 V $PA_CC1 = R_d$ $I_{PA_BUS} = 3\text{ A}$

11-16. Startup Relate to VIN




VIN = 13.5 V to 0 V $PA_CC1 = R_d$ $I_{PA_BUS} = 3\text{ A}$

11-17. Shutdown Relate to VIN




EN = 0 V to 5 V $PB_CC1 = R_d$ $I_{PB_BUS} = 3\text{ A}$

11-18. Startup Relate to EN




EN = 5 V to 0 V $PB_CC1 = R_d$ $I_{PB_BUS} = 3\text{ A}$

11-19. Shutdown Relate to EN




PA_CC1 = Open to R_d PA_CC2 = Open $I_{PA_BUS} = 3\text{ A}$

Figure 11-20. Rd Assert



PA_CC1 = R_d to Open PA_CC2 = Open $I_{PA_BUS} = 3\text{ A}$

Figure 11-21. Rd Desert



EN to High PA_BUS = GND PB_BUS = GND

Figure 11-22. Enable Into Short





Figure 11-23. Short Circuit Recovery



EN to High PA_BUS = $1\ \Omega$ PB_BUS = $1\ \Omega$

Figure 11-24. Enable Into 1- Ω Load






Figure 11-25. 1- Ω Load Recovery




11-26. VBUS Hot Short to GND




PA_CC1 = R_d PA_CC2 = R_a

11-27. PA_CC2 Hot Short to GND




PA_CC1 = R_d OUT = 5.1 Ω PA/B_BUS NO LOAD

11-28. OUT short to 5.1- Ω Load




PA_CC1 = R_d OUT = GND PA/B_BUS NO LOAD

11-29. OUT Hot Short to GND



V_{TS} = 0 V to 2.6 V PA_CC1 = R_d PA_CC2 = OPEN

11-30. Thermal Sensing - NTC Temperature WARM Behavior



V_{TS} = 0 V to 4 V PA_CC1 = R_d PA_CC2 = OPEN

11-31. Thermal Sensing - NTC Temperature HOT Behavior

12 Power Supply Recommendations

The input supply must be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPS2585x-Q1 supply voltage that it causes a false UVLO fault triggering and system reset. If the TPS2585x-Q1 is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. An additional bulk capacitance can be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 100- μ F electrolytic capacitor is a typical choice.

The input voltage must not be allowed to fall below the output voltage. In this scenario, such as a shorted input test, the output capacitors discharge through the internal parasitic diode found between the VIN and SW pins of the device. During this condition, the current can become uncontrolled, possibly causing damage to the device. If this scenario is considered likely, then a Schottky diode between the input supply and the output must be used.


13 Layout

13.1 Layout Guidelines

The PCB layout of any bulk converter is critical to the optimal performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the converter is dependent on the PCB layout to a great extent. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. The input bypass capacitor, C_{IN} , must be placed as close as possible to the IN and PGND pins. The high frequency ceramic bypass capacitors at the input side provide a primary path for the high di/dt components of the pulsing current. Use a wide VIN plane on a lower layer to connect both of the VIN pairs together to the input supply. Grounding for both the input and output capacitors must consist of localized top-side planes that connect to the PGND pin and PAD.
2. Use ground plane in one of the middle layers as noise shielding and heat dissipation path.
3. Use wide traces for the C_{BOOT} capacitor. Place the C_{BOOT} capacitor as close to the device with short, wide traces to the BOOT and SW pins.
4. The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) must be used for a high current conduction path to minimize parasitic resistance. The output capacitors must be placed close to the V_{SENSE} end of the inductor and closely grounded to PGND pin and exposed PAD.
5. R_{ILIM} and R_{FREQ} resistors must be placed as close as possible to the ILIM and FREQ pins and connected to AGND. If needed, these components can be placed on the bottom side of the PCB with signals routed through small vias, and the traces need far away from noisy nets like SW, BOOT.
6. Make V_{IN} , V_{SENSE} , and ground bus connections as wide as possible. This action reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
7. Provide enough PCB area for proper heat sinking. Enough copper area must be used to ensure a low $R_{\theta JA}$, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two-ounce copper; and no less than one ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes. Note that the package of this device dissipates heat through all pins. Wide traces must be used for all pins except where noise considerations dictate minimization of area.
8. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Ensure enough copper area is used for heat-sinking to keep the junction temperature below 150°C.
9. Keep the CC lines close to the same length. Do not create stubs or test points on the CC lines.

13.2 Layout Example



13-1. Layout Example

13.3 Ground Plane and Thermal Considerations

TI recommends to use one of the middle layers as a solid ground plane. Ground plane provides shielding for sensitive circuits and traces. Ground plane also provides a quiet reference potential for the control circuitry. The AGND and PGND pins must be connected to the ground plane using vias right next to the bypass capacitors. The PGND pin is connected to the source of the internal low-side MOSFET switch, and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as VIN and SW traces, must be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and must be used for sensitive routes.

TI recommends to provide adequate device heat sinking by using the PAD of the IC as the primary thermal path. Use a minimum 4 × 2 array of 12-mil thermal vias to connect the PAD to the system ground plane heat sink. The vias must be evenly distributed under the PAD. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top of 2 oz / 1 oz / 1 oz / 2 oz. Four layer boards with enough copper thickness provide low current conduction impedance, proper shielding, and lower thermal resistance.

The thermal characteristics of the TPS2585x-Q1 are specified using the parameter θ_{JA} , which characterizes the junction temperature of silicon to the ambient temperature in a specific system. Although the value of θ_{JA} is dependent on many variables, it still can be used to approximate the operating junction temperature of the device. To obtain an estimate of the device junction temperature, one can use the following relationship:

$$T_J = P_D \times \theta_{JA} + T_A \quad (16)$$

where

- T_J = Junction temperature in $^{\circ}\text{C}$
- $P_D = V_{IN} \times I_{IN} \times (1 - \text{Efficiency}) - 1.1 \times I_{OUT}^2 \times \text{DCR}$ in Watt
- DCR = Inductor DC parasitic resistance in Ω
- θ_{JA} = Junction-to-ambient thermal resistance of the device in $^{\circ}\text{C}/\text{W}$
- T_A = Ambient temperature in $^{\circ}\text{C}$

The maximum operating junction temperature of the TPS2585x-Q1 is 150°C . θ_{JA} is highly related to PCB size and layout, as well as environmental factors such as heat sinking and air flow.

14 Device and Documentation Support

14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

14.3 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments.

USB Type-C® is a registered trademark of USB Implementers Forum.

すべての商標は、それぞれの所有者に帰属します。

14.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS25850QRPQRQ1	Active	Production	VQFN-HR (RPQ) 25	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	T25850
TPS25850QRPQRQ1.A	Active	Production	VQFN-HR (RPQ) 25	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25850
TPS25851QRPQRQ1	Active	Production	VQFN-HR (RPQ) 25	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-45 to 125	T25851
TPS25851QRPQRQ1.A	Active	Production	VQFN-HR (RPQ) 25	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-45 to 125	T25851
TPS25852QRPQRQ1	Active	Production	VQFN-HR (RPQ) 25	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-45 to 125	T25852
TPS25852QRPQRQ1.A	Active	Production	VQFN-HR (RPQ) 25	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-45 to 125	T25852

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25850QRPQRQ1	VQFN-HR	RPQ	25	3000	330.0	12.4	3.8	4.8	1.18	8.0	12.0	Q1
TPS25850QRPQRQ1	VQFN-HR	RPQ	25	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS25851QRPQRQ1	VQFN-HR	RPQ	25	3000	330.0	12.4	3.8	4.8	1.18	8.0	12.0	Q1
TPS25851QRPQRQ1	VQFN-HR	RPQ	25	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS25852QRPQRQ1	VQFN-HR	RPQ	25	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS25852QRPQRQ1	VQFN-HR	RPQ	25	3000	330.0	12.4	3.8	4.8	1.18	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25850QRPQRQ1	VQFN-HR	RPQ	25	3000	367.0	367.0	38.0
TPS25850QRPQRQ1	VQFN-HR	RPQ	25	3000	367.0	367.0	35.0
TPS25851QRPQRQ1	VQFN-HR	RPQ	25	3000	367.0	367.0	38.0
TPS25851QRPQRQ1	VQFN-HR	RPQ	25	3000	367.0	367.0	35.0
TPS25852QRPQRQ1	VQFN-HR	RPQ	25	3000	367.0	367.0	35.0
TPS25852QRPQRQ1	VQFN-HR	RPQ	25	3000	367.0	367.0	38.0



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RPQ0025A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224966/B 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RPQ0025A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 25
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224966/B 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月