

TPS25982 1.5% 精度の負荷電流監視と調整可能な過渡フォルト管理が可能な 2.7V~24V、15A、2.75mΩ のスマート eFuse

1 特長

- 広い入力電圧範囲：2.7V~24V
 - 絶対最大定格: 30V
- 低いオン抵抗： $R_{ON} = 2.7m\Omega$ (標準値)
- 可変電流制限スレッシュホールド
 - 範囲: 2A~15A
 - 精度: $\pm 8\%$ ($I_{LIM} > 5A$ での標準値)
- サーキット・ブレーカと電流リミッタのオプション
- 可変の過電流ブランキング・タイマ
 - トリップなしに負荷過渡を処理
- 正確な電流モニタ出力
 - $\pm 1.5\%$ (25°C, $I_{OUT} > 3A$ での標準値)
- フォルト応答をユーザーが構成可能
 - ラッチ・オフまたは自動再試行
 - 再試行回数 (有限または無限)
 - 再試行間隔
- 堅牢な短絡保護機能
 - 高速トリップ応答時間: 400ns 未満 (標準値)
 - 100 万回の電源短絡イベントでテスト済み
 - ライン過渡への耐性 - 不要なトリップなし
- 可変出力スルー・レート (dVdt) 制御
- 可変の低電圧誤動作防止
- 過電圧誤動作防止 (固定 3.7V、7.6V、16.9V、および OVLO なしのオプション)
- 過熱保護機能を内蔵
- パワー・グッド表示
- 可変の負荷検出およびハンドシェイク・タイマ
- UL 2367 認定
 - ファイル番号 E339631
 - $R_{ILIM} \geq 182\Omega$
- IEC 62368 CB 認定
- 小さなフットプリント：4mm x 4mm の QFN パッケージ

2 アプリケーション

- ホットスワップ、ホットプラグ
- サーバーのスタンバイ・レール、PCIe ライザー、アドオン・カード、ファン・モジュールの保護
- ルータおよびスイッチの光モジュール保護
- 産業用 PC
- デジタル TV

3 概要

TPS25982 デバイス・ファミリの eFuse は、小さなパッケージに搭載され、高度に統合された回路保護および電力管理ソリューションです。これらのデバイスは、広い入力電圧範囲で動作します。I*R 電圧降下を最小限に抑える必要がある低電圧システムから、低消費電力を必要とする、より高電圧の大電流システムまで、1 つの部品で対応できます。これらのデバイスは、過負荷、短絡、電圧サージ、過剰な突入電流に対する堅牢な保護素子です。

過電圧事象は内部のカットオフ回路により制限されます。その過電圧スレッシュホールドは、複数のデバイス・オプションによって選択します。


過電流状態に対する応答(サーキット・ブレーカまたはアクティブ電流リミッタ)を選択するための複数のデバイス・オプションもあります。過電流制限および高速トリップ(短絡)スレッシュホールドは、1 つの外付け抵抗で設定できます。これらのデバイスは、過渡事象と実際のフォルトとを識別して、過電流応答をインテリジェントに管理するため、システムはライン過渡や負荷過渡の間も中断なく動作でき、フォルトに対する保護の堅牢性は損なわれません。デバイスは、フォルト・シャットダウン後にラッチ・オフに維持されるか、自動的に再試行を行うように設定可能です。自動再試行の回数や、再試行の間隔は、コンデンサで設定できます。これによって、リモート・システムは一時的なフォルトから自動的に復元でき、持続性のフォルトが原因で電源にいつまでもストレスがかかることがないようにします。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS25982	QFN (24)	4.0mmx4.0mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図



目次

1	特長	1	9.4	Fault Response	28
2	アプリケーション	1	9.5	Device Functional Modes.....	30
3	概要	1	10	Application and Implementation.....	32
4	改訂履歴.....	2	10.1	Application Information.....	32
5	デバイス比較表	3	10.2	Typical Application: Standby Power Rail Protection in Datacenter Servers	32
6	概要 (続き).....	4	10.3	System Examples	39
7	Pin Configuration and Functions	5	11	Power Supply Recommendations	43
8	Specifications.....	6	11.1	Transient Protection	43
8.1	Absolute Maximum Ratings	6	11.2	Output Short-Circuit Measurements	44
8.2	ESD Ratings.....	6	12	Layout.....	45
8.3	Recommended Operating Conditions.....	7	12.1	Layout Guidelines	45
8.4	Thermal Information	7	12.2	Layout Example	46
8.5	Electrical Characteristics.....	8	13	デバイスおよびドキュメントのサポート	47
8.6	Timing Requirements	9	13.1	ドキュメントのサポート	47
8.7	Switching Characteristics	10	13.2	ドキュメントの更新通知を受け取る方法.....	47
8.8	Typical Characteristics	11	13.3	コミュニティ・リソース	47
9	Detailed Description	18	13.4	商標	47
9.1	Overview	18	13.5	静電気放電に関する注意事項	47
9.2	Functional Block Diagram	18	13.6	Glossary	47
9.3	Feature Description.....	19	14	メカニカル、パッケージ、および注文情報	48

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (June 2019) から Revision B に変更

Page

- Change Overtemperature Protection I_{dVdt} min from 3.55 μ A to 2 μ A in the *Electrical Characteristics* table 6

2018年10月発行のものから更新

Page

- 事前情報から量産データに変更 4


5 デバイス比較表

型番	過電圧誤動作防止のスレッシュホールド	過電流応答
	標準値(V)	
TPS259822LNRGE	3.7	アクティブ電流リミッタ
TPS259823LNRGE	7.6	アクティブ電流リミッタ
TPS259824LNRGE	16.9	アクティブ電流リミッタ
TPS259827LNRGE	OVLO なし	アクティブ電流リミッタ
TPS259822ONRGE	3.7	サーキット・ブレーカ
TPS259823ONRGE	7.6	サーキット・ブレーカ
TPS259824ONRGE	16.9	サーキット・ブレーカ
TPS259827ONRGE	OVLO なし	サーキット・ブレーカ

6 概要 (続き)

TPS25982 デバイスは、小型の4mm×4mm QFNパッケージで供給されます。これらのデバイスは、-40°C～125°Cの接合部温度範囲で動作が規定されています。

7 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
OUT	17, 18, 19, 20, 21, 22, 23, 24	Power	Power Output
IN	1, 2, 3, 16, Pad 1	Thermal / Power	Power Input. The exposed pad must be soldered to input power plane uniformly to ensure proper heat dissipation and to maintain optimal current distribution through the device.
GND	4, 5, 14, Pad 2	Ground	Connect to System Ground
EN/UVLO	6	Analog Input	Active High Enable for the device. A resistor divider on this pin from input supply to GND can be used to adjust the Undervoltage Lockout threshold. Do not leave floating.
ITIMER	7	Analog Output	A capacitor from this pin to GND sets the overcurrent blanking interval during which the output current can temporarily exceed set current limit (but lower than fast-trip threshold) before the device overcurrent response takes action. Leave this pin open for fastest response to overcurrent events. Refer to ITIMER Functional Mode Summary for more details.
ILIM	8	Analog Output	An external resistor from this pin to GND sets the output current limit threshold and fast trip threshold. Do not leave floating.
IMON	9	Analog Output	Analog output load current monitor. This pin sources a current proportional to the load current. This can be converted to a voltage signal by connecting an appropriate resistor from this pin to GND.
RETRY_DLY	10	Analog Output	A capacitor from this pin to GND sets the time period that has to elapse after a fault shutdown before the device attempts to restart automatically. Connect this pin to GND for latch-off operation (no auto-retries) after a fault. Refer to Fault Response section for more details.
NRETRY	11	Analog Output	A capacitor from this pin to GND sets the number of times the part attempts to restart automatically after shutdown due to fault. Connect this pin to GND if the part should retry indefinitely. Refer to Fault Response section for more details.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
LDSTRT	12	Analog Input	Load Detect/Handshake Signal. A capacitor from this pin to GND sets the time period after PG assertion within which the pin has to be pulled low for the device to remain ON. Connect to GND if the load detect/handshake feature is not used. Refer to Load Detect/Handshake (LDSTRT) section for more details. Do not leave floating.
PG	13	Digital Output	Active High Power Good Indication. This pin is asserted when the FET is fully enhanced and output has reached maximum voltage. It is an open drain output that requires an external pull-up resistor to an external supply. This pin remains logic low when $V_{IN} < V_{UVLP}$.
dVdt	15	Analog Output	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest slew rate during start up.

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

Parameter		Pin	MIN	MAX	UNIT
V_{IN}	Maximum Input Voltage Range	IN	-0.3	30	V
V_{OUT}	Maximum Output Voltage Range	OUT	-0.8	min (30V, $V_{IN} + 0.3$)	V
$V_{EN/UVLO}$	Maximum Enable Pin Voltage Range	EN/UVLO	-0.3	7	V
V_{LDSTRT}	Maximum LDSTRT Pin Voltage Range	LDSTRT		7	V
V_{dVdt}	Maximum dVdt Pin Voltage Range	dVdt	Internally Limited		V
V_{PG}	Maximum PG Pin Voltage Range	PG	-0.3	7	V
V_{ITIMER}	Maximum ITIMER Pin Voltage Range	ITIMER	Internally Limited		V
V_{NRETRY}	Maximum NRETRY Pin Voltage Range	NRETRY	Internally Limited		V
V_{RETRY_DLY}	Maximum RETRY_DLY Pin Voltage Range	RETRY_DLY	Internally Limited		V
I_{MAX}	Maximum Continuous Switch Current	IN to OUT	Internally Limited		A
T_J	Junction temperature		Internally Limited		°C
T_{LEAD}	Maximum Soldering Temperature			300	°C
T_{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Parameter		Pin	MIN	MAX	UNIT
V _{IN}	Input Voltage Range	IN	2.7	24	V
V _{OUT}	Output Voltage Range	OUT		V _{IN} + 0.3	V
V _{EN/UVLO}	Enable Pin Voltage Range	EN/UVLO		6 ⁽¹⁾	V
V _{LDSTRT}	LDSTRT Pin Capacitor Voltage Rating	LDSTRT	4		V
V _{dVdT}	dVdT Pin Capacitor Voltage Rating	dVdT	V _{IN} + 4		V
V _{PG}	PG Pin Voltage Range	PG		6 ⁽²⁾	V
V _{ITIMER}	ITIMER Pin Capacitor Voltage Rating	ITIMER	4		V
V _{NRETRY}	NRETRY Pin Capacitor Voltage Rating	NRETRY	4		V
V _{RETRY_DLY}	RETRY_DLY Pin Capacitor Voltage Rating	RETRY_DLY	4		V
R _{ILIM}	ILIM Pin Resistor	ILIM	82	1650	Ω
I _{MAX}	Continuous Switch Current	IN to OUT		15	A
T _J	Junction temperature		-40	125	°C

- (1) For supply voltages below 6V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 6V, it is recommended to use an appropriate resistor divider between IN, EN and GND to ensure the voltage at the EN pin is within the specified limits.
- (2) For supply voltages below 6V, it is okay to pull up the PG pin to IN/OUT through a resistor. For supply voltages greater than 6V, it is recommended to use a stepped down power supply to ensure the voltage at the PG pin is within the specified limits.

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾ (2)		TPS25982X	UNIT
		RGE (QFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	34.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	36.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	11.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	11.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Based on simulations conducted with the device mounted on a JEDEC 4-layer PCB (2s2p) with minimum recommended pad size (2 oz Cu) and 3x2 via array.

8.5 Electrical Characteristics

(Test conditions unless otherwise noted) $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $V_{IN} = 12\text{ V}$ for TPS259824x/7x, 5 V for TPS259823x, 3.3 V for TPS259822x, $V_{EN/UVLO} = 2\text{ V}$, $R_{ILIM} = 1650\ \Omega$, $C_{dVdT} = \text{Open}$, $\text{OUT} = \text{Open}$. All voltages referenced to GND.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY (IN)						
V_{IN}	Input Voltage Range		2.7		24	V
I_Q	IN Quiescent Current	$V_{EN} \geq V_{UVLO(R)}$		800	1200	μA
I_{SD}	IN Shutdown Current	$V_{SD} < V_{EN} < V_{UVLO}$		204	300	μA
		$V_{EN} < V_{SD}$		3.67	20	μA
V_{UVP}	IN Undervoltage Protection Threshold	V_{IN} Rising	2.46	2.53	2.6	V
		V_{IN} Falling	2.35	2.42	2.49	V
OVERVOLTAGE PROTECTION (IN)						
$V_{OVP(R)}$	Overvoltage Protection Threshold	TPS259822x, V_{IN} Rising	3.62	3.7	3.76	V
		TPS259823x, V_{IN} Rising	7.39	7.6	7.76	V
		TPS259824x, V_{IN} Rising	16.32	16.9	17.31	V
$V_{OVP(F)}$		TPS259822x, V_{IN} Falling	3.52	3.6	3.66	V
		TPS259823x, V_{IN} Falling	7.22	7.4	7.55	V
		TPS259824x, V_{IN} Falling	15.80	16.4	16.81	V
OUTPUT CURRENT MONITOR (IMON)						
G_{IMON}	Current Monitor Gain ($I_{IMON}:I_{OUT}$)	$3\text{ A} \leq I_{OUT} \leq \min(15\text{ A}, I_{LIM})$, $-40^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$	238.6	246	253.4	$\mu\text{A/A}$
OUTPUT CURRENT LIMIT (ILIM)						
I_{LIM}	I_{OUT} Current Limit Threshold	$R_{ILIM} = 773\ \Omega$, $T_J = 25^{\circ}\text{C}$	1.76	2	2.17	A
		$R_{ILIM} = 773\ \Omega$, $T_J = -40$ to 125°C	1.53	2	2.43	A
		$R_{ILIM} = 300\ \Omega$, $T_J = 25^{\circ}\text{C}$	4.75	4.98	5.23	A
		$R_{ILIM} = 300\ \Omega$, $T_J = -40$ to 125°C	4.36	4.98	5.66	A
		$R_{ILIM} = 182\ \Omega$, $T_J = 25^{\circ}\text{C}$	7.77	8.13	8.54	A
		$R_{ILIM} = 182\ \Omega$, $T_J = -40$ to 125°C	7.23	8.13	9.07	A
		$R_{ILIM} = 100\ \Omega$, $T_J = 25^{\circ}\text{C}$	13.56	14.71	15.66	A
		$R_{ILIM} = 100\ \Omega$, $T_J = -40$ to 125°C	12.85	14.71	15.99	A
	$R_{ILIM} = \text{Open}$		0		A	
I_{CB}	I_{OUT} Circuit Breaker Threshold During ILIM pin Short to GND Condition (Single point failure)	$R_{ILIM} = \text{Short to GND}$, $T_J = 25^{\circ}\text{C}$			20	A
I_{SC}	Short-circuit Fast Trip Threshold			210		% I_{LIM}
ON-RESISTANCE (IN - OUT)						
R_{ON}	ON State Resistance	$T_J = 25^{\circ}\text{C}$, $I_{OUT} = 2\text{ A}$		2.7	3.2	$\text{m}\Omega$
		$T_J = -40$ to 125°C , $I_{OUT} = 2\text{ A}$			4.5	$\text{m}\Omega$
ENABLE / UNDERVOLTAGE LOCKOUT (EN/UVLO)						
$V_{UVLO(R)}$	EN/UVLO Pin Voltage Threshold	V_{EN} Rising	1.18	1.2	1.23	V
$V_{UVLO(F)}$		V_{EN} Falling	1.08	1.1	1.13	V
V_{SD}	EN/UVLO Pin Voltage Threshold for Lowest Shutdown Current	V_{EN} Falling	0.59	0.8		V
I_{ENLKG}	EN/UVLO Pin Leakage Current				0.1	μA
POWER GOOD INDICATION (PG)						
V_{PGD}	PG Pin Low Voltage (PG de-asserted)	$V_{IN} < V_{UVP}$, $V_{EN} < V_{SD}$, $I_{PG} = 26\ \mu\text{A}$		651	786	mV
		$V_{IN} = 3.3\text{V}$, $I_{PG} \leq 5\text{ mA}$		320		mV
		$V_{IN} \geq 5\text{V}$, $I_{PG} \leq 5\text{ mA}$		100		mV
I_{PGLKG}	PG Pin Leakage Current (PG asserted)	PG pulled up to 5 V through 10 k Ω			1.7	μA
$R_{ON(PGA)}$	R_{ON} When PG is asserted			4.2		$\text{m}\Omega$

Electrical Characteristics (continued)

(Test conditions unless otherwise noted) $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $V_{\text{IN}} = 12\text{ V}$ for TPS259824x/7x, 5 V for TPS259823x, 3.3 V for TPS259822x, $V_{\text{ENUVLO}} = 2\text{ V}$, $R_{\text{ILIM}} = 1650\ \Omega$, $C_{\text{dVdT}} = \text{Open}$, $\text{OUT} = \text{Open}$. All voltages referenced to GND.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{PGTHD}	$V_{\text{IN}} - V_{\text{OUT}}$ Threshold when PG is de-asserted		0.224	0.326	0.450	V
AUTO-RETRY DELAY INTERVAL (RETRY_DLY)						
$V_{\text{RETRY_DLY(R)}}$	RETRY_DLY Oscillator Comparator Threshold			1.1		V
$V_{\text{RETRY_DLY(F)}}$				0.35		V
$V_{\text{RETRY_DLY_HYS}}$	RETRY_DLY Oscillator Hysteresis		0.65	0.75	0.85	V
$I_{\text{RETRY_DLY}}$	RETRY_DLY Pin Bias Current		1.7	2.05	2.5	μA
NUMBER OF AUTO-RETRIES (NRETRY)						
$V_{\text{NRETRY(R)}}$	NRETRY Oscillator Comparator Threshold			1.1		V
$V_{\text{NRETRY(F)}}$				0.35		V
$V_{\text{NRETRY_HYS}}$	NRETRY Oscillator Hysteresis		0.65	0.75	0.85	V
I_{NRETRY}	NRETRY Pin Bias Current		1.7	2.05	2.5	μA
CURRENT FAULT TIMER (ITIMER)						
I_{ITIMER}	ITIMER Discharge Current	$I_{\text{SC}} > I_{\text{OUT}} > I_{\text{LIM}}$	1.4	2.1	2.8	μA
R_{ITIMER}	ITIMER Internal Pull-up Resistance	$I_{\text{OUT}} < I_{\text{LIM}}$		23		k Ω
V_{INT}	ITIMER Pin Default Voltage	$I_{\text{OUT}} < I_{\text{LIM}}$		2.5		V
V_{ITIMER}	ITIMER Comparator Falling Threshold	$I_{\text{SC}} > I_{\text{OUT}} > I_{\text{LIM}}$, ITIMER Voltage Rising		1.53		V
ΔV_{ITIMER}	ITIMER Comparator Voltage Threshold Delta	$I_{\text{SC}} > I_{\text{OUT}} > I_{\text{LIM}}$, ITIMER Voltage Falling	0.7	0.98	1.3	V
LDSTRT						
V_{LDSTRT}	LDSTRT Rising Threshold	LDSTRT voltage rising	1.1	1.21	1.3	V
I_{LDSTRT}	LDSTRT Charging Current	PG asserted	1.7	2.05	2.4	μA
R_{LDSTRT}	LDSTRT Internal Pull-down Resistance			31		Ω
OVERTEMPERATURE PROTECTION						
TSD	Thermal Shutdown Threshold	T_J Rising		150		$^{\circ}\text{C}$
TSDHys	Thermal Shutdown Hysteresis	T_J Falling		10		$^{\circ}\text{C}$
dVdt						
I_{dVdt}	dVdt Pin Charging Current		2	4.6	6.33	μA

8.6 Timing Requirements

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{OVP}	Overvoltage Protection Response Time ⁽¹⁾	$V_{\text{IN}} > V_{\text{OVLO(R)}}$ to $V_{\text{OUT}\downarrow}$, TPS259822x		1.5		μs
		$V_{\text{IN}} > V_{\text{OVLO(R)}}$ to $V_{\text{OUT}\downarrow}$, TPS259823x		5		μs
		$V_{\text{IN}} > V_{\text{OVLO(R)}}$ to $V_{\text{OUT}\downarrow}$, TPS259824x		5		μs
t_{LIM}	Current Limit Response Time ⁽²⁾	$I_{\text{OUT}} > I_{\text{LIM}} + 30\%$ and ITIMER expired to $I_{\text{OUT}} \leq I_{\text{LIM}}$		270		μs
t_{SC}	Short Circuit Response Time	$I_{\text{OUT}} > 3 \times I_{\text{LIM}}$ to V_{OUT} turned OFF		400		ns
t_{PGD}	PG Assertion/De-assertion De-glitch ⁽³⁾	$V_{\text{G}} > (V_{\text{IN}} + 3.6\text{V})$ to $\text{PG}\uparrow$ or $(V_{\text{IN}} - V_{\text{OUT}}) > V_{\text{PGTHD}}$ to $\text{PG}\downarrow$		120		μs

(1) Please refer to Fig. 43


(2) Please refer to Fig. 45

(3) Please refer to Fig. 47

8.7 Switching Characteristics

The output rising slew rate is internally controlled and constant across the entire operating voltage range to ensure the turn on timing is not affected by the load conditions. The rising slew rate can be adjusted by adding capacitance from the dVdt pin to ground. As C_{dVdt} is increased it will slow the rising slew rate (SR). See Slew Rate and Inrush Current Control (dVdt) section for more details. The Turn-Off Delay and Fall Time, however, are dependent on the RC time constant of the load capacitance (C_{OUT}) and Load Resistance (R_L). The Switching Characteristics are only valid for the power-up sequence where the supply is available in steady state condition and the load voltage is completely discharged before the device is enabled. Typical Values are taken at $T_J = 25^\circ\text{C}$ unless specifically noted otherwise. $R_L = 3.6 \Omega$, $C_{OUT} = 1 \text{ mF}$

PARAMETER		V_{IN}	$C_{dVdt} = \text{Open}$	$C_{dVdt} = 3300\text{pF}$	$C_{dVdt} = 6800\text{pF}$	UNIT
SR_{ON}	Output Rising slew rate	2.7 V	6.26	1.39	0.68	V/ms
		12 V	7.35	1.4	0.68	
		24 V	7.4	1.4	0.68	
$t_{D,ON}$	Turn on delay	2.7 V	1.3	1.49	1.7	ms
		12 V	1.24	2.1	3.01	
		24 V	1.2	2.91	4.74	
t_R	Rise time	2.7 V	0.67	1.63	3.35	ms
		12 V	1.35	6.99	14.41	
		24 V	2.66	13.77	28.41	
t_{ON}	Turn on time	2.7 V	1.97	3.12	5.05	ms
		12 V	2.59	9.09	17.42	
		24 V	3.86	16.68	33.15	
$t_{D,OFF}$	Turn off delay	2.7 V	151	152	152	μs
		12 V	212	212	212	
		24 V	262	262	262	



⊗ 1. TPS25982 Switching Times

8.8 Typical Characteristics




图 2. ON Resistance vs Temperature






图 3. Supply UVP Threshold vs Temperature




TPS259822x Variants

图 4. Supply OVP Threshold vs Temperature



TPS259823x Variants

图 5. Supply OVP Threshold vs Temperature



TPS259824x Variants

图 6. Supply OVP Threshold vs Temperature





图 7. EN/UVLO Threshold vs Temperature



$V_{EN/UVLO} = 2\text{ V, OUT} = \text{Open}$

图 8. Quiescent Current vs Temperature






图 9. EN/UVLO Falling Threshold for Lowest Current Consumption


Typical Characteristics (continued)




Typical Characteristics (continued)




Typical Characteristics (continued)




26. Thermal Shutdown Plot - Inrush/Overload




27. Hotplug



28. Startup With EN - dVdt Limited







29. Startup With EN Into Resistive Load - dVdt Limited




30. Overvoltage Protection

Typical Characteristics (continued)



Typical Characteristics (continued)




$R_{LIM} = 100 \Omega$ $C_{TIMER} = 4.7 \text{ nF}$


$R_{LIM} = 100 \Omega$ $C_{TIMER} = 4.7 \text{ nF}$ $C_{RETRY_DLY} = \text{Open}$,
 $C_{NRETRY} = \text{Open}$

Fig 35. Circuit Breaker With Transient Overcurrent Blanking

Fig 36. Circuit Breaker - Auto-Retry



$R_{LIM} = 100 \Omega$




$R_{LIM} = 100 \Omega$

Fig 37. Power Up Into Output Short-Circuit


Fig 38. Output Hard Short-Circuit While ON

Typical Characteristics (continued)




$R_{ILIM} = 100 \Omega$

Figure 39. Output Hard Short-Circuit While ON (Zoomed In)



$R_{ILIM} = 332 \Omega$

Figure 40. Supply Line Transient Immunity - Input Voltage Step



$R_{ILIM} = 511 \Omega$


Figure 41. Supply Line Transient Immunity - Adjacent Load Hot Unplug

9 Detailed Description

9.1 Overview

The TPS25982 device is a smart eFuse with integrated power switch that is used to manage load voltage and load current. The device starts its operation by monitoring the IN bus. When V_{IN} is above the Undervoltage Protection threshold (V_{UVP}) and below the Overvoltage Protection threshold (V_{OVP}), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET to start conducting and allow current to flow from IN to OUT. When EN/UVLO is held low, the internal MOSFET is turned off. After a successful start-up sequence, the device now actively monitors its load current, input voltage and protects the load from harmful overcurrent and overvoltage conditions. The device also relies on a built-in thermal sense circuit to shut down and protect itself in case the device internal temperature (T_j) exceeds the safe operating conditions.

9.2 Functional Block Diagram



9.3 Feature Description

The TPS25982 eFuse is a compact, feature rich power management device that provides detection, protection and indication in the event of system faults.

9.3.1 Undervoltage Protection (UVLO and UVP)

The TPS25982 implements Undervoltage Protection on IN to turn off the output in case the applied voltage becomes too low for the downstream load or the device to operate correctly. The Undervoltage Protection has a default internal threshold of V_{UVLP} . If needed, it is also possible to set a user defined Undervoltage Protection threshold higher than V_{UVLP} using the UVLO comparator on the EN/UVLO pin. [Figure 42](#) and [Equation 1](#) show how a resistor divider from supply to GND can be used to set the UVLO set point for a given voltage supply level.





Figure 42. Adjustable Supply UVLO Threshold

$$V_{INUVLO} = \frac{V_{UVLO(R)} \times (R_{VL1} + R_{VL2})}{R_{VL2}} \quad (1)$$

The resistors must be sized large enough to minimize the constant leakage from supply to ground through the resistor divider network. At the same time, keep the current through the resistor network sufficiently larger (20x) than the leakage current on the EN/UVLO pin to minimize the error in the resistor divider ratio.

9.3.2 Overvoltage Protection (OVP)

The TPS25982 implements Overvoltage Lock-Out (OVLO) on IN to protect the output load in the event of input overvoltage. When the input exceeds the Overvoltage Protection threshold ($V_{OVLP(R)}$) the device turns off the output within t_{OVP} . As long as an overvoltage condition is present on the input, the device stays disabled and the output will be turned off. Once the input voltage returns to the normal operating range, the device attempts to start up normally.

Feature Description (continued)

图 43. Overvoltage Response

There are multiple device options with different fixed overvoltage thresholds to choose from, including one without internal overvoltage protection. See the [Device Comparison Table](#) for a list of available options.

9.3.3 Inrush Current, Overcurrent, and Short-Circuit Protection

TPS25982 devices incorporate three levels of protection against overcurrent:

- Adjustable slew rate (dVdt) for inrush current control
- Adjustable overcurrent protection (with adjustable blanking timer) - Circuit Breaker or Active Current Limiter to protect against soft overload conditions
- Adjustable fast-trip response to quickly protect against severe overcurrent (short-circuit) faults

9.3.3.1 Slew Rate and Inrush Current Control (dVdt)

During hot-plug events or while trying to charge a large output capacitance, there can be a large inrush current. If the inrush current is not controlled, it can damage the input connectors and/or cause the system power supply to droop leading to unexpected restarts elsewhere in the system. The TPS25982 provides integrated output slew rate (dVdt) control to manage the inrush current during start-up. The inrush current is directly proportional to the load capacitance and rising slew rate. The following equation can be used to calculate the slew rate (SR) required to limit the inrush current (I_{INRUSH}) for a given load capacitance (C_{OUT}):

$$SR(V/ms) = \frac{I_{INRUSH}(mA)}{C_{OUT}(\mu F)} \quad (2)$$

An external capacitance can be connected to the dVdt pin to control the rising slew rate and lower the inrush current during turn on. The required C_{dVdt} capacitance to produce a given slew rate can be calculated using the following formula:

$$C_{dVdt}(pF) = \frac{4600}{SR(V/ms)} \quad (3)$$

The fastest output slew rate is achieved by leaving the dVdt pin open.

Feature Description (continued)

9.3.3.2 Circuit Breaker

The TPS25982xO (Circuit Breaker) variants respond to output overcurrent conditions by turning off the output after a user adjustable transient fault blanking interval. When the load current exceeds the programmed current limit threshold (I_{LIM} set by the ILIM pin resistor R_{ILIM}), but lower than the fast-trip threshold ($2.1 \times I_{LIM}$), the device starts discharging the ITIMER pin capacitor using an internal pull-down current (I_{ITIMER}). If the load current drops below the current limit threshold before the ITIMER capacitor drops by ΔV_{ITIMER} , the circuit breaker action is not engaged and the ITIMER is reset by pulling it up to V_{INT} internally. This allows short transient overcurrent pulses to pass through the device without tripping the circuit. If the overcurrent condition persists, the ITIMER capacitor continues to discharge and once it falls by ΔV_{ITIMER} , the circuit breaker action turns off the FET immediately. The following equation can be used to calculate the R_{ILIM} value for a desired current limit threshold.

$$R_{ILIM}(\Omega) = \frac{1460}{I_{LIM(A)} - 0.11} \quad (4)$$

注

Leaving the ILIM pin Open sets the current limit to zero and causes the FET to shut off as soon as any load current is detected. Shorting the ILIM pin to ground at any point during normal operation is detected as a fault and the part shuts down. The ILIM pin Short to GND fault detection circuit requires a minimum amount of load current (I_{CB}) to flow through the device. This ensures robust eFuse behavior even under single point failure conditions. Refer to the [Fault Response](#) section for details on the device behavior after a fault.




图 44. Circuit Breaker Response

Feature Description (continued)

The duration for which load transients are allowed can be adjusted using an appropriate capacitor value from ITIMER pin to ground. The transient overcurrent blanking interval can be calculated using 式 5.

$$t_{ITIMER} \text{ (ms)} = \frac{C_{ITIMER} \text{ (nF)} \times \Delta V_{ITIMER} \text{ (V)}}{I_{ITIMER} \text{ (\mu A)}} \quad (5)$$

Leave the ITIMER pin open to allow the part to break the circuit with the minimum possible delay.

表 1. Device ITIMER Functional Mode Summary

ITIMER Pin Connection	Timer Delay before Overcurrent response
OPEN	0 s
Capacitor to ground	As per 式 5
Short to GND	ITIMER Pin Fault - Part Shuts Off

注

1. Shorting the ITIMER pin to ground is detected as a fault and the part shuts down. This ensures robust eFuse behavior even in case of single point failure conditions. Refer to the [Fault Response](#) section for details on the device behavior after a fault.

2. Larger ITIMER capacitors take longer to charge during start-up and may lead to incorrect fault assertion if the ITIMER voltage is still below the pin short detection threshold after the device has reached steady state. To avoid this, it is recommended to limit the maximum ITIMER capacitor to the value suggested by the equation below.

$$C_{ITIMER} < \frac{t_{GHI}}{53000}$$

$$t_{GHI} = t_{D,ON} + C_{dvdt} \times \left(\frac{V_{IN} + 3.6V}{I_{dvdt}} \right)$$

Where

- t_{GHI} is the time taken by the device to reach steady state
- $t_{D,ON}$ is the device turn-on delay
- C_{dvdt} is the dVdt capacitance
- I_{dvdt} is the dVdt charging current

It is possible to avoid incorrect ITIMER pin fault assertion and achieve higher ITIMER intervals if needed by increasing the dVdt capacitor value accordingly, but at the expense of higher start-up time.

Once the part shuts down due to a Circuit Breaker fault, it can be configured to either stay latched off or restart automatically. Refer to the [Fault Response](#) section for details.

9.3.3.3 Active Current Limiting

The TPS25982xL (Current Limiter) variants respond to output overcurrent conditions by actively regulating the current to a set limit after a user adjustable fault blanking interval. When the load current exceeds the programmed current limit threshold (I_{LIM} set by the ILIM pin resistor R_{ILIM}), but lower than the fast-trip threshold ($2.1 \times I_{LIM}$), the device starts discharging the ITIMER pin capacitor using an internal pull-down current (I_{ITIMER}). If the load current drops below the current limit threshold before the ITIMER capacitor voltage drops by ΔV_{ITIMER} , the current limit action is not engaged and the ITIMER is reset by pulling it up to V_{INT} internally. This allows short transient overcurrent pulses to pass through the device without limiting the current. If the overcurrent condition persists, the ITIMER capacitor continues to discharge and once it falls by ΔV_{ITIMER} , the device regulates the FET gate voltage to actively limit the output current to the set I_{LIM} level. The device will exit current limiting when the load current falls below I_{LIM} . 式 6 can be used to calculate the R_{ILIM} value for a desired current limit.

$$R_{ILIM}(\Omega) = \frac{1460}{I_{LIM}(A) - 0.11} \quad (6)$$

注

Leaving the ILIM pin Open sets the current limit to zero and causes the FET to shut off as soon as any load current is detected. Shorting the ILIM pin to ground at any point during normal operation is detected as a fault and the part shuts down. The ILIM pin Short to GND fault detection circuit requires a minimum amount of load current (I_{CB}) to flow through the device. This ensures robust eFuse behavior even under single point failure conditions. Refer to the [Fault Response](#) section for details on the device behavior after a fault.




图 45. Active Current Limiter Response

The duration for which load transients are allowed can be adjusted using an appropriate capacitor value from ITIMER pin to ground. The transient overcurrent blanking interval can be calculated using 式 7.

$$t_{ITIMER} (ms) = \frac{C_{ITIMER} (nF) \times \Delta V_{ITIMER} (V)}{I_{ITIMER} (\mu A)} \quad (7)$$

Leave the ITIMER pin open to allow the part to activate the current limit with the minimum possible delay. Refer to [ITIMER Functional Mode Summary](#) for more details.

注

1. Current limiting based on R_{LIM} is active during startup for both Current Limit and Circuit Breaker variants. In case the startup current exceeds I_{LIM} , the device regulates the current to the set limit. However, during startup the current limit is engaged without waiting for the ITIMER delay.
2. Shorting the ITIMER pin to ground is detected as a fault and the part shuts down. This ensures robust eFuse behavior even in case of single point failure conditions. Refer to the [Fault Response](#) section for details on the device behavior after a fault.
3. Larger ITIMER capacitors take longer to charge during start-up and may lead to incorrect fault assertion if the ITIMER voltage is still below the pin short detection threshold after the device has reached steady state. To avoid this, it is recommended to limit the maximum ITIMER capacitor to the value suggested by the equation below.

$$C_{ITIMER} < \frac{t_{GHI}}{53000}$$

$$t_{GHI} = t_{D,ON} + C_{dvdt} \times \left(\frac{V_{IN} + 3.6V}{I_{dvdt}} \right)$$

Where

- t_{GHI} is the time taken by the device to reach steady state
- $t_{D,ON}$ is the device turn-on delay
- C_{dvdt} is the dVdt capacitance
- I_{dvdt} is the dVdt charging current

It is possible to avoid incorrect ITIMER pin fault assertion and achieve higher ITIMER intervals if needed by increasing the dVdt capacitor value accordingly, but at the expense of higher start-up time.

During current regulation, the output voltage will drop resulting in increased device power dissipation across the FET. If the device internal temperature (T_J) exceeds the thermal shutdown threshold (TSD), the FET is turned off. See [Overtemperature Protection \(OTP\)](#) for more details on device response to overtemperature.

9.3.3.4 Short-Circuit Protection

During an output short-circuit event, the current through the device increases very rapidly. When an output short-circuit is detected, the internal fast-trip comparator turns off the output within the t_{SC} . The comparator employs a scalable threshold which is equal to $2.1 \times I_{LIM}$. This enables the user to adjust the fast-trip threshold as per system needs rather than using a fixed threshold which may not be suitable for all systems. After a fast trip event, the device restarts in a current limited mode to try and restore power to the load quickly in case the fast trip was triggered by a transient event. However, if the fault is persistent, the device will stay in current limit causing the junction temperature to rise and eventually enter thermal shutdown. See [Overtemperature Protection \(OTP\)](#) section for details on the device response to overtemperature.

In some of the systems, for example servers or telecom equipment which house multiple hot-pluggable cards connected to a common supply backplane, there can be transients on the supply due to switching of large currents through the inductive backplane. This can result in current spikes on adjacent cards which could be potentially large enough to inadvertently trigger the fast-trip comparator of the eFuse. The TPS25982 uses a proprietary algorithm to avoid nuisance tripping in such cases thereby facilitating un-interrupted system operation.




図 46. Input Line Transient and Output Short-Circuit Response

注

To prevent the current limit/circuit breaker loop from interfering with the input line transient detection logic, TI recommends to set the ITIMER interval higher than 100 μs. Refer to 表 1 for more details on ITIMER.

9.3.4 Overtemperature Protection (OTP)

The device monitors the internal die temperature (T_j) at all times and shuts down the part as soon as the temperature exceeds a safe operating level (TSD) thereby protecting the device from damage. The device will not turn back on until the die cools down sufficiently, that is the die temperature falls below (TSD - TSD_{Hys}). Thereafter, the part can be configured to either remain latched off or restart automatically. Refer to the [Fault Response](#) section for details.

9.3.5 Analog Load Current Monitor (IMON)

The device allows the system to monitor the output load current accurately by providing an analog current on the IMON pin which is proportional to the current through the FET. The user can connect a resistor from IMON to ground to convert this signal to a voltage which can be fed to the input of an Analog-to-Digital Converter. The internal amplifier on the IMON employs chopper based offset cancellation techniques to provide accurate measurement even at lower currents over time and temperature.

$$V_{\text{IMON}} (\text{V}) = G_{\text{IMON}} (\mu\text{A} / \text{A}) \times I_{\text{OUT}} (\text{A}) \times R_{\text{IMON}} (\Omega) \quad (8)$$

It is recommended to limit the maximum IMON voltage to the values mentioned in *VIMON(Max) Recommended Values*. This is to ensure the IMON pin internal amplifier has sufficient headroom to operate linearly.

表 2. $V_{IMON(MAX)}$ Recommended Values

V_{IN}	Recommended $V_{IMON(MAX)}$
2.7 V	1 V
3.3 V	1.8 V
> 5 V	3.3 V

It is recommended to add a RC low pass filter on the IMON output to filter out any glitches and get a smooth average current measurement. TI recommends a series resistance of 10 kΩ or higher.

9.3.6 Power Good (PG)

PG is an active high open drain output which indicates whether the FET is fully turned ON and the output voltage has reached the maximum value. After power-up, PG is pulled low initially. The gate driver circuit starts charging the gate capacitance from the internal charge pump. When the FET gate voltage reaches ($V_{IN} + 3.6V$), PG is asserted after a de-glitch time (t_{PGD}). During normal operation, if at any time V_{OUT} falls below ($V_{IN} - V_{PGTHD}$), PG is de-asserted after a de-glitch time (t_{PGD}).




图 47. Power Good Assertion and De-assertion

注

1. When there is no supply to the device, the PG pin is expected to stay low. However, there is no active pull-down in this condition to drive this pin all the way down to 0 V. If the PG pin is pulled up to an independent supply which is present even if the TPS25982 is unpowered, there can be a small voltage seen on this pin depending on the pin sink current, which in turn is a function of the pull-up supply voltage and resistor. Minimize the sink current to keep this pin voltage low enough not to be detected as a logic HIGH by associated external circuits in this condition.

2. The PG pin provides a mechanism to detect a possible failed MOSFET condition during start-up. If the PG does not get asserted for an extended period of time after the device is powered up and enabled, it might be an indication of internal MOSFET failure.

9.3.7 Load Detect/Handshake (LDSTRT)

The LDSTRT pin provides a mechanism for the downstream load circuit to indicate to the TPS25982 that the load is present and has powered up successfully. This allows the system to have additional control over the conditions in which power is presented to the load and disconnect the power when the load is not present or unable to provide a valid handshake signal after an expected boot-up time.

Once the TPS25982 completes the startup sequence and the output reaches the full voltage, it asserts the PG signal. At the same time, it also starts charging the capacitor on the LDSTRT pin (C_{LDSTRT}) with an internal current source (I_{LDSTRT}). If the LDSTRT pin voltage rises above V_{LDSTRT} before the load circuit pulls it low, the TPS25982 detects the condition as a LDSTRT fault and turns off the FET to power down the load. The time to trigger the LDSTRT fault can be calculated from the following equation:

$$t_{LDSTRT} \text{ (ms)} = \frac{C_{LDSTRT} \text{ (nF)} \times V_{LDSTRT} \text{ (V)}}{I_{LDSTRT} \text{ (\mu A)}} \tag{9}$$

During normal operation, if at any time the load circuit releases the active pull-down on the LDSTRT pin, the capacitor C_{LDSTRT} would start charging up again and eventually trigger a shutdown due to LDSTRT fault once the capacitor charges up to V_{LDSTRT} .

Once the TPS25982 turns off due to LDSTRT fault, it can be turned ON again in 3 ways:

- LDSTRT pin is driven low
- Input supply voltage is driven low ($< V_{UVP(F)}$) and then driven high ($> V_{UVP(R)}$)
- EN/UVLO voltage is driven low ($< V_{SD}$) and then driven high ($> V_{UVLO(R)}$)

Tie the LDSTRT pin to ground if this functionality is not needed.




图 48. Successful LDSTRT Handshake





图 49. Unsuccessful LDSTRT Handshake

The LDSTRT pin can also be used to implement a load or module detect function wherein the output power is presented only when the load or module is plugged in. A typical use case for this function is on optical module power supply rails in Switches/Routers or similar networking end equipment. The LDSTRT pin should be tied to a corresponding pin on the module connector which gets pulled low by the module when it is plugged in. An example of such a signal is ModPrsL on QSFP-DD modules.

In this scheme, initially when the TPS25982 is powered up or enabled, the output charges up and PG is asserted. If the module is not plugged in, there is no external pull-down on the LDSTRT pin and the pin voltage starts rising due to internal pull-up. Once the LDSTRT pin voltage exceeds V_{LDSTRT} , the TPS25982 turns off the output power. If the module is plugged in later, the LDSTRT pin is pulled low by the module and the TPS25982 turns on the output power.



⊠ 50. Optical Module Plug-In Detection Using LDSTRT

9.4 Fault Response

The following events trigger an internal fault which causes the device to shut down:

- Overtemperature Protection
- Circuit Breaker Operation
- ITIMER pin Short to GND
- ILIM pin Short to GND

Once the device shuts down due to a fault, even if the associated external fault is subsequently cleared, the fault stays latched internally and the output cannot turn on again until the latch is reset. The fault latch can be externally reset by one of the following methods:

- Input supply voltage is driven low ($< V_{UV(P)}$)
- EN/UVLO voltage is driven low ($< V_{SD}$)

The fault latch can also be reset by an internal auto-retry logic. The user can either disable the auto-retry behavior completely (latch-off behavior) or configure the device to auto-retry indefinitely or for a limited number of times before latching off. The auto-retry behavior is controlled by the connections on the RETRY_DLY and NRETRY pins.

Fault Response (continued)
表 3. Pin Configurable Fault Response

EN/UVLO	RETRY_DLY	NRETRY	DEVICE STATE
L	X	X	Disabled
H	Short to GND	X	No auto-retry (Latch-off)
H	Open	Open	Auto-retry 4 times with minimum delay between retries and then latch-off
H	Open	Short to GND	Auto-retry indefinitely with minimum delay between retries
H	Capacitor to GND	Capacitor to GND	Auto-retry delay and count as per 式 10 and 式 11
H	Capacitor to GND	Open	Auto-retry 4 times with finite delay between retries as per 式 10 and then latch-off
H	Capacitor to GND	Short to GND	Auto-retry indefinitely with finite delay between retries as per 式 10

To configure the part for a finite number of auto-retries with a finite auto-retry delay, first choose the capacitor value on RETRY_DLY pin using the following equation.

$$t_{\text{RETRY_DLY}} (\mu\text{s}) = \frac{128 \times (C_{\text{RETRY_DLY}} (\text{pF}) + 4 \text{ pF}) \times V_{\text{RETRY_DLY_HYS}} (\text{V})}{I_{\text{RETRY_DLY}} (\mu\text{A})} \quad (10)$$

Next, choose the capacitor value on the NRETRY pin using the following equation.

$$N_{\text{RETRY}} = \frac{4 \times I_{\text{RETRY_DLY}} (\mu\text{A}) \times C_{\text{NRETRY}} (\text{pF})}{I_{\text{NRETRY}} (\mu\text{A}) \times (C_{\text{RETRY_DLY}} (\text{pF}) + 4 \text{ pF})} \quad (11)$$

The number of auto-retries is quantized to certain discrete levels as shown in 表 4 .

表 4. NRETRY Quantization Levels

NRETRY Calculated From 式 11	NRETRY Actual
$0 < N < 4$	4
$4 < N < 16$	16
$16 < N < 64$	64
$64 < N < 256$	256
$256 < N < 1024$	1024

表 5. NRETRY and RETRY_DLY Combination Examples

Auto Retry Delay	915 ms	416 ms	91.7 ms	9.3 ms	3 ms
RETRY_DLY Capacitor	22 nF	10 nF	2.2 nF	220 pF	68 pF
No. of Auto Retries	NRETRY Capacitor				
4	Open				
16	47 nF	22 nF	4.7 nF	1 nF	220 pF
64	0.22 μF	0.1 μF	22 nF	2.2 nF	1 nF
256	1 μF	0.47 μF	0.1 μF	10 nF	4.7 nF
1024	3.3 μF	1.5 μF	0.47 μF	33 nF	10 nF
Infinite	Short to GND				

A spreadsheet design tool [TPS25982xx Design Calculator](#) is also available for simplified calculations.




图 51. Auto-Retry After Fault

The auto-retry logic has a mechanism to reset the count to zero if two consecutive faults occur far apart in time. This ensures that the auto-retry response to any later fault is handled as a fresh sequence and not as a continuation of the previous fault. If the fault which triggered the shutdown and subsequent auto-retry cycle is cleared eventually and does not occur again for a duration equal to 7 retry delay timer periods starting from the last fault, the auto-retry logic resets the internal auto-retry count to zero.

9.5 Device Functional Modes

The TPS25982 can be pin strapped to support various configurable functional modes.

表 6. LDSTRT Handshake Functional Modes

EN/UVLO	LDSTRT	DEVICE STATE
L	X	Disabled
H	L	ON
H	H	OFF

Refer to [Load Detect/Handshake \(LDSTRT\)](#) section for more details.

表 7. Fault Response Functional Modes

EN/UVLO	RETRY_DLY	NRETRY	DEVICE STATE
L	X	X	Disabled
H	Short to GND	X	No auto-retry (Latch-off)
H	Open	Open	Auto-retry 4 times with minimum delay between retries and then latch-off
H	Open	Short to GND	Auto-retry indefinitely with minimum delay between retries
H	Capacitor to GND	Capacitor to GND	Auto-retry delay and count as per 式 10 and 式 11

表 7. Fault Response Functional Modes (continued)

EN/UVLO	RETRY_DLY	NRETRY	DEVICE STATE
H	Capacitor to GND	Open	Auto-retry 4 times with finite delay between retries as per 式 10 and then latch-off
H	Capacitor to GND	Short to GND	Auto-retry indefinitely with finite delay between retries as per 式 10

Refer to [Fault Response](#) section for more details.

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS25982 device is an integrated 15-A eFuse that is typically used for hot-swap and power rail protection applications. It operates from 2.7 V to 24 V with adjustable overcurrent and undervoltage protection. It also provides optional overvoltage with various fixed internal thresholds. The device aids in controlling the inrush current and has the flexibility to configure the number of auto-retries and retry delay. The adjustable overcurrent blanking timer provides the functionality to allow transient overcurrent pulses without limiting or tripping. These devices protect source, load and internal MOSFET from potentially damaging events in systems such as Server standby rails, PCIe cards, SSDs, HDDs, Optical Modules, Routers and Switches.

The following design procedure can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool [TPS25982xx Design Calculator](#) is available in the web product folder.

10.2 Typical Application: Standby Power Rail Protection in Datacenter Servers




图 52. Typical Application Schematic - Protection for Server Standby Rail

10.2.1 Design Requirements

表 8 shows the design parameters for this application example.

表 8. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, V_{IN}	12 V
Undervoltage lockout set point, $V_{IN_{UVLO}}$	10.8 V
Maximum load current, I_{OUT}	12 A
Current limit, I_{LIM}	15 A
Transient overcurrent blanking interval (t_{TIMER})	2 ms
Load capacitance, C_{OUT}	1.4 mF
Load at start-up, $R_{L(SU)}$	10 Ω
Output voltage ramp time, T_{dVdt}	20 ms
Maximum ambient temperature, T_A	70 $^{\circ}C$

Typical Application: Standby Power Rail Protection in Datacenter Servers (continued)

表 8. Design Parameters (continued)

LDSTRT handshake delay, t_{LDSTRT}	60 ms
Retry delay, t_{RETRY_DLY}	100 ms
No. of retries, N_{RETRY}	4

10.2.2 Detailed Design Procedure

10.2.2.1 Device Selection

This design example considers a 12-V system operating voltage with a tolerance of $\pm 10\%$. The rated load current is 12 A. If the current exceeds 15 A, then the device must allow overload current for 2-ms interval before breaking the circuit and then restart. Accordingly, the TPS259824O variant is chosen. (Refer to [Device Comparison Table](#) for device options.) Ambient temperatures may range from 20 °C to 70 °C. The load has a minimum input capacitance of 1.4 mF and start-up resistive load of 10 Ω . The downstream load is turned on only after the PG signal is asserted.

10.2.2.2 Setting the Current Limit Threshold: R_{ILIM} Selection

The R_{ILIM} resistor at the ILIM pin sets the overload current limit, whose value can be calculated using [式 12](#).

$$R_{ILIM}(\Omega) = \frac{1460}{I_{LIM}(A) - 0.11} \quad (12)$$

For $I_{LIM} = 15$ A, R_{ILIM} value is calculated to be 98.05 Ω . Choose the closest available standard value: 100 Ω , 1%. Referring to the Electrical Characteristics table, it can be verified that the minimum current limit across temperature for R_{ILIM} value of 100 Ω is 12.85 A, which is higher than the nominal rated load current (12 A), thereby ensuring stable operation under normal conditions.

10.2.2.3 Setting the Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R_{VL1} and R_{VL2} connected between IN, EN/UVLO and GND pins of the device. The resistor values required for setting the undervoltage are calculated using [式 13](#).

$$V_{INUVLO} = \frac{V_{UVLO(R)} \times (R_{VL1} + R_{VL2})}{R_{VL2}} \quad (13)$$

For minimizing the input current drawn from the power supply, TI recommends to use higher values of resistance for R_{VL1} and R_{VL2} . However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I_{RVL12} must be 20 times greater than the leakage current (I_{ENLKG}).

From the device electrical specifications, UVLO rising threshold $V_{UVLO(R)} = 1.2$ V. From design requirements, $V_{INUVLO} = 10.8$ V. First choose the value of $R_{VL1} = 1$ M Ω and use [式 13](#) to calculate $R_{VL2} = 125$ k Ω .

Use the closest standard 1% resistor values: $R_{VL1} = 1$ M Ω , and $R_{VL2} = 125$ k Ω

10.2.2.4 Choosing the Current Monitoring Resistor: R_{IMON}

Voltage at IMON pin V_{IMON} is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The R_{IMON} must be selected based on the maximum load current and the maximum IMON pin voltage at full-scale load current. The maximum IMON pin voltage must be selected based on the input voltage range of the ADC used or the value suggested in [VIMON\(Max\) Recommended Values](#), whichever is lower. R_{IMON} is set using [式 14](#).

$$R_{IMON}(\Omega) = \frac{V_{IMONmax}(V)}{I_{OUTmax}(A) \times 246 \times 10^{-6}} \quad (14)$$

For $I_{LIM} = 15$ A and considering the operating range of ADC to be 0 V to 3.3 V, R_{IMON} can be calculated as

$$R_{\text{IMON}} = \frac{3.3}{15 \times 246 \times 10^{-6}} = 894 \, \Omega \quad (15)$$

Selecting R_{IMON} value less than shown in 式 15 ensures that ADC limits are not exceeded for maximum value of load current. Choose closest available standard value: 887 Ω , 1 %.

10.2.2.5 Setting the Output Voltage Ramp Time (T_{dVdt})

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The required ramp-up capacitor C_{dVdt} is calculated considering the two possible cases (see [Case 1: Start-Up Without Load: Only Output Capacitance \$C_{\text{OUT}}\$ Draws Current](#) and [Case 2: Start-Up With Load: Output Capacitance \$C_{\text{OUT}}\$ and Load Draw Current](#))

10.2.2.5.1 Case 1: Start-Up Without Load: Only Output Capacitance C_{OUT} Draws Current

During start-up, as the output capacitor charges, the voltage drop as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using 式 16

$$P_{\text{D(INRUSH)}} = 0.5 \times V_{\text{IN}} \times I_{\text{INRUSH}} \quad (16)$$

Where I_{INRUSH} is the inrush current and is determined by 式 17

$$I_{\text{INRUSH}} = C_{\text{OUT}} \times \frac{V_{\text{IN}}}{T_{dVdt}} \quad (17)$$

式 16 assumes that the load does not draw any current (apart from the capacitor charging current) until the output voltage has reached its final value.

10.2.2.5.2 Case 2: Start-Up With Load: Output Capacitance C_{OUT} and Load Draw Current

When the load draws current during the turn-on sequence, there is additional power dissipated. Considering a resistive load during start-up $R_{\text{L(SU)}}$, load current ramps up proportionally with increase in output voltage during T_{dVdt} time. 式 18 shows the average power dissipation in the internal FET during charging time due to resistive load.

$$P_{\text{D(LOAD)}} = \left(\frac{1}{6} \right) \times \frac{V_{\text{IN}}^2}{R_{\text{L(SU)}}} \quad (18)$$

式 19 gives the total power dissipated in the device during start-up

$$P_{\text{D(STARTUP)}} = P_{\text{D(INRUSH)}} + P_{\text{D(LOAD)}} \quad (19)$$

The power dissipation, with and without load, for selected start-up time must not exceed the start-up thermal shutdown limits as shown in [Thermal Shutdown Plot During Start-up](#)




图 53. Thermal Shutdown Plot During Start-up

For the design example under discussion, the output voltage has to be ramped up in 20 ms, which mandates a slew-rate of 0.6 V/ms for a 12 V rail.

The required C_{dVdt} capacitance on dVdt pin to set 0.6 V/ms slew rate can be calculated using 式 20

$$C_{dVdt}(\text{pF}) = \frac{4600}{\text{SR}(\text{V/ms})} = 7666 \text{ pF} \quad (20)$$

The dVdt capacitor is subjected to typically $V_{IN} + 4 \text{ V}$ during startup. The high voltage bias leads to a drop in the effective capacitor value. So, it is suggested to choose 20% higher than the calculated value, which gives 9.2 nF. Choose closest 10% standard value: 10 nF

The 10 nF C_{dVdt} capacitance sets a slew-rate of 0.46 V/ms and output ramp time T_{dVdt} of 26 ms.

The inrush current drawn by the load capacitance C_{OUT} during ramp-up can be calculated using 式 21

$$I_{\text{INRUSH}} = 1.4 \text{ mF} \times \frac{12 \text{ V}}{26 \text{ ms}} = 0.65 \text{ A} \quad (21)$$

The inrush power dissipation can be calculated using 式 22

$$P_{D(\text{INRUSH})} = 0.5 \times 12 \times 0.65 = 3.9 \text{ W} \quad (22)$$

For 3.9 W of power loss, the thermal shutdown time of the device must be greater than the ramp-up time T_{dVdt} to ensure a successful start-up. 图 53 shows the start-up thermal shutdown limit. For 3.9 W of power, the shutdown time is approximately 100 ms. So it is safe to use 26 ms as the start-up time without any load on the output.

The additional power dissipation when a 10-Ω load is present during start-up is calculated using 式 23

$$P_{D(\text{LOAD})} = \left(\frac{1}{6}\right) \times \frac{12^2}{10} = 2.4 \text{ W} \quad (23)$$

The total device power dissipation during start-up can be calculated using 式 24

$$P_{D(\text{STARTUP})} = 3.9 + 2.4 = 6.3 \text{ W} \quad (24)$$

From *Thermal Shutdown Plot During Start-up*, the thermal shutdown time for 6.3 W is approximately 40 ms. It is safe to have 30% margin to allow for variation of system parameters such as load, component tolerance, and input voltage. So it is well within acceptable limits to use the 10 nF for C_{dVdt} capacitor with start-up load of 10 Ω.

When C_{OUT} is large, there is a need to decrease the power dissipation during start-up. This can be done by increasing the value of the C_{dVdt} capacitor. A spreadsheet tool *TPS25982xx Design Calculator* available on the web can be used for iterative calculations.

10.2.2.6 Setting the Load Handshake (LDSTRT) Delay

To indicate a successful start-up, the load circuit must provide a handshake signal to TPS25982 by pulling down the LDSTRT pin within the time set by the capacitor C_{LDSTRT} on the LDSTRT pin. Once the PG asserts, the device sources 2- μ A current into C_{LDSTRT} . For a successful handshake, the load circuit must pull-down the LDSTRT pin before C_{LDSTRT} charges up to 1.2 V.

For the design requirement of 60-ms handshake delay, use 式 25 to calculate C_{LDSTRT}

$$C_{LDSTRT} = I_{LDSTRT} \times \frac{t_{LDSTRT}}{V_{LDSTRT}} = 2\mu\text{A} \times \frac{60\text{ms}}{1.2\text{V}} = 0.1\mu\text{F} \quad (25)$$

Choose closest available standard value: 0.1 μ F, 10 %.

10.2.2.7 Setting the Transient Overcurrent Blanking Interval (t_{TIMER})

For the design example under discussion, overcurrent transients are allowed for 2-ms duration. This blanking interval can be set by selecting appropriate capacitor C_{TIMER} from ITIMER pin to ground. The value of C_{TIMER} to set 2 ms for t_{TIMER} can be calculated using 式 26.

$$C_{TIMER} (\text{nF}) = \frac{t_{TIMER} (\text{ms})}{0.47} = 4.255 \text{ nF} \quad (26)$$

Choose closest available standard value: 4.7 nF, 10 %.

10.2.2.8 Setting the Auto-Retry Delay and Number of Retries

The time delay between retries can be programmed by selecting capacitor C_{RETRY_DLY} on RETRY_DLY pin. The value of C_{RETRY_DLY} to set a 100-ms auto-retry delay can be calculated using 式 27.

$$C_{RETRY_DLY} (\text{pF}) = \frac{t_{RETRY_DLY} (\mu\text{s})}{46.83} - 4 \text{ pF} = 2131.38 \text{ pF} \quad (27)$$

Choose closest available standard value: 2.2 nF, 10 %.

The number of auto-retry attempts can be set by a capacitor C_{NRETRY} on the NRETRY pin using 式 28


$$N_{RETRY} = \frac{4 \times C_{NRETRY} (\text{pF})}{C_{RETRY_DLY} (\text{pF}) + 4 \text{ pF}} \quad (28)$$


For this design example, the requirement is to retry 4 times after the device shuts down due to a fault. Since, the number of auto-retries can be adjusted in discrete steps as explained in [Fault Response](#), choose C_{NRETRY} such that N_{RETRY} is less than 4. Use 式 29 to calculate C_{NRETRY} .

$$C_{NRETRY} (\text{pF}) < \frac{N_{RETRY} \times (C_{RETRY_DLY} (\text{pF}) + 4 \text{ pF})}{4} < 2204 \text{ pF} \quad (29)$$

Choose closest available standard value: 2.2 nF, 10 %.


10.2.3 Application Curves






$R_{LIM} = 100 \Omega$

⊗ 58. Output Hard Short-Circuit While ON




$R_{LIM} = 100 \Omega$


⊗ 59. Output Hard Short-Circuit While ON (Zoomed In)



⊗ 60. Power-Up With Short-Circuit on Output




⊗ 61. Power-Up With Short-Circuit on Output - Auto-Retry 4 Times With Retry Delay of 100 ms



$C_{LDSTRT} = 0.1 \mu F$

⊗ 62. Successful Load Handshake (LDSTRT)



$C_{LDSTRT} = 0.1 \mu F$

⊗ 63. Unsuccessful Load Handshake (LDSTRT)

10.3 System Examples

10.3.1 Optical Module Power Rail Path Protection

Optical modules are commonly used in high-bandwidth data communication systems such as Optical Networking equipment, Enterprise/Data-Center Switches and Routers. Several variants of optical modules are available in the market, which differ in the form-factor and the data speed support (Gbit/s). Of these, the popular variant Double Dense Quad Small Form-factor Pluggable (QSFP-DD) module supports speeds up to 400 Gbit/s. In addition to the system protection during hot-plug events, the other key requirement for optical module is the tight voltage regulation. The optical module uses 3.3 V supply and requires voltage regulation within $\pm 5\%$ for proper operation.

A typical power tree of such system is shown in [Figure 64](#). The optical line card consists of DC-DC converter, protection device (eFuse) and power supply filters. The DC-DC converter steps-down the 12 V to 3.3 V and maintains the 3.3 V rail within $\pm 2\%$. The power supply filtering network uses 'LC' components to reduce high frequency noise injection into the optical module. The DC resistance of the inductor 'L' causes voltage drop of around 1.5 % which leaves us with a voltage drop budget of just 1.5 % ($3.3\text{ V} * 1.5\% = 50\text{ mV}$) across the protection device. Considering a maximum load current of 5.5 A per module, the maximum ON-resistance of the protection device should be less than 9 m Ω . TPS25982 eFuse offers ultra-low ON-resistance of 2.7 m Ω (typical) and 4.5 m Ω (maximum, across temperature), thereby meeting the target specification with additional margin to spare and simplifying the overall system design.




Figure 64. Power Tree Block Diagram of a Typical Optical Line Card

As shown in [Figure 64](#), ModPrsL signal acts as a handshake signal between the line card and the optical module. ModPrsL is always pulled to ground inside the module. When the module is hot-plugged into the host "Optical Line Card" connector, the ModPrsL signal pulls down the LDSTRT pin and enables the TPS25982 eFuse to power the module. This ensures that power is applied on the port only when a module is plugged in and disconnected when there is no module present.

System Examples (continued)




图 65. TPS2598220 Configured for a 3.3-V Power Rail Path Protection in Optical Module

10.3.1.1 Design Requirements

表 9 shows the design parameters for this example.

表 9. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, V_{IN}	3.3 V
Oversvoltage lockout, V_{OVP}	3.7 V
Maximum voltage drop in the path	± 5 %
Maximum load current, I_{OUT}	5.5 A
Current limit, I_{LIM}	7 A
Transient overcurrent blanking interval (t_{ITIMER})	6 ms
Load capacitance, C_{OUT}	10 µF
Maximum ambient temperature, T_A	85 °C
Module present detection, ModPrsL	Yes
Retry delay, t_{RETRY_DLY}	200 µs
No. of retries, N_{RETRY}	4

10.3.1.2 Device Selection

Optical modules are very sensitive to supply voltage variations and thus require input oversvoltage protection. TPS2598220 variant from TPS25982 family is selected to set oversvoltage protection at 3.7 V. TPS2598220 allows overcurrents for a user specified blanking interval t_{ITIMER} before breaking the circuit path. In this use case, t_{ITIMER} is set for 6 ms interval.

10.3.1.3 External Component Settings

By following similar design procedure as outlined in [Detailed Design Procedure](#), the external component values are calculated as below

- $R_{ILIM} = 210 \Omega$ to set 7-A current limit
- $C_{ITIMER} = 15 \text{ nF}$ to set fault blanking time of 6 ms
- $R_{IMON} = 1910 \Omega$ to set maximum IMON pin voltage V_{IMON} within ADC range of 3.3 V
- C_{dVdt} capacitance is chosen as 3.3 nF
- Leave RETRY_DLY and NRETRY pins OPEN to set minimum auto-retry delay of 200 µs and number of retries to 4


10.3.1.4 Voltage Drop


表 10 shows the power path voltage drop (%) due to the eFuse in QSFP modules of different power classes.

表 10. Voltage Drop across TPS25982 on QSFP Module Power Rail

POWER CLASS	MAXIMUM POWER CONSUMPTION PER MODULE (W)	MAXIMUM LOAD CURRENT (A)	TYPICAL VOLTAGE DROP (%)
1	1.5	0.454	0.037
2	3.5	1.06	0.087
3	7	2.12	0.174
4	8	2.42	0.2
5	10	3.03	0.248
6	12	3.63	0.3
7	14	4.24	0.347
8	18	5.45	0.446

10.3.1.5 Application Curves





10.3.2 Input Protection for 12-V Rail Applications: PCIe Cards, Storage Interfaces and DC Fans

TPS25982 eFuse provides inrush current management and also protects the system from most common faults such as undervoltage, overvoltage and overcurrents. The combination of high current support along with low ON-resistance makes TPS25982 eFuse an ideal protection solution for PCIe cards, Storage Interfaces and DC Fan loads. The external component values can be calculated by following the design procedure outlined in [Detailed Design Procedure](#). Alternatively, a spreadsheet design tool [TPS25982xx Design Calculator](#) is available for simplified design efforts.

11 Power Supply Recommendations

The TPS25982 devices are designed for a supply voltage range of $2.7\text{ V} \leq V_{IN} \leq 24\text{ V}$. TI recommends an input ceramic bypass capacitor higher than $0.1\text{ }\mu\text{F}$ if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

11.1 Transient Protection

In the case of a short circuit and overload current limit when the device interrupts current flow, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Use a Schottky diode across the output to absorb negative spikes.
- Use a low value ceramic capacitor $C_{IN} = 0.001\text{ }\mu\text{F}$ to $0.1\text{ }\mu\text{F}$ to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated using 式 30.

$$V_{\text{SPIKE(Absolute)}} = V_{IN} + I_{\text{LOAD}} \times \sqrt{\frac{L_{IN}}{C_{IN}}}$$

where

- V_{IN} is the nominal supply voltage
- I_{LOAD} is the load current
- L_{IN} equals the effective inductance seen looking into the source
- C_{IN} is the capacitance present at the input

(30)

Some of the applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the absolute maximum ratings of the device. A typical circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in 图 72.




图 72. Typical Circuit Implementation With Optional Protection Components

11.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- Source bypassing
- Input leads
- Board layout
- Component selection
- Output shorting method
- Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results.

注


Do not expect to see waveforms exactly like the waveforms in this data sheet because every setup is different.

12 Layout

12.1 Layout Guidelines

- The IN Exposed Thermal Pad is used for Heat Dissipation. Connect to as much copper area as possible using an array of thermal vias. The via array also helps to minimize the voltage gradient across the VIN pad and facilitates uniform current distribution through the internal FET, which improves the current sensing and monitoring accuracy.
- For all applications, TI recommends a ceramic decoupling capacitor of 0.01 μF or greater between IN and GND terminals. For hot-plug applications, where input power-path inductance is negligible, this capacitor can be eliminated or minimized.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of the IC.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. It is recommended to use a minimum trace width of 50 mil for the OUT power connection.
- The GND terminal is the reference for all internal signals and must be isolated from any bounce due to large switching currents in the system power ground plane. It is recommended to connect the device GND to a signal ground island on the board, which in turn is connected to the system power GND plane at one point.
- Locate the support components for the following signals close to their respective connection pins - ILIM, IMON, ITIMER, RETRY_DLY, NRETRY and dVdT with the shortest possible trace routing to reduce parasitic effects on the respective associated functions. These traces must not have any coupling to switching signals on the board.
- The ILIM pin is highly sensitive to capacitance and TI recommends to pay special attention to the layout to maintain the parasitic capacitance below 30 pF for stable operation.
- Use short traces on the RETRY_DLY and NRETRY pins to ensure the auto-retry timer delay and number of auto-retries is not altered by the additional parasitic capacitance on these pins.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect. These protection devices must be routed with short traces to reduce inductance. For example, TI recommends a protection Schottky diode to address negative transients due to switching of inductive loads, and it must be physically close to the OUT pins.
- Use proper layout and thermal management techniques to ensure there is no significant steady state thermal gradient between the two thermal pads on the IC. This is necessary for proper functioning of the device overtemperature protection mechanism and successful startup under all conditions.
- Obtaining acceptable performance with alternate layout schemes is possible; the [Layout Example](#) is intended as a guideline and shown to produce good results from electrical and thermal standpoint.

12.2 Layout Example



* Optional components for suppressing transients induced while switching current through inductive elements at input/output

☒ 73. TPS25982 Example PCB Layout

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントのサポート

13.1.1 関連資料

関連資料については、以下を参照してください。

- 『[TPS259824OEVMEFuse評価ボード](#)』
- 『[TPS259827LEVMEFuse評価ボード](#)』
- [TPS25982xx 設計カリキュレータ](#)

13.1.1.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

表 11. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS259822L	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259823L	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259824L	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259827L	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259822O	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259823O	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259824O	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS259827O	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#)のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 コミュニティ・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.4 商標

E2E is a trademark of Texas Instruments.

13.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS259822LNRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22LN
TPS259822LNRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22LN
TPS259822LNRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22LN
TPS259822LNRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22LN
TPS259822ONRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22ON
TPS259822ONRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22ON
TPS259822ONRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22ON
TPS259822ONRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 22ON
TPS259823LNRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23LN
TPS259823LNRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23LN
TPS259823LNRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23LN
TPS259823LNRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23LN
TPS259823ONRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23ON
TPS259823ONRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23ON
TPS259823ONRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23ON
TPS259823ONRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 23ON

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS259824LNRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24LN
TPS259824LNRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24LN
TPS259824LNRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24LN
TPS259824LNRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24LN
TPS259824ONRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24ON
TPS259824ONRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24ON
TPS259824ONRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24ON
TPS259824ONRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 24ON
TPS259827LNRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27LN
TPS259827LNRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27LN
TPS259827LNRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27LN
TPS259827LNRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27LN
TPS259827ONRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27ON
TPS259827ONRGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27ON
TPS259827ONRGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27ON
TPS259827ONRGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TP2598 27ON



⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259822LNRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259822LNRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259822ONRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259822ONRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259823LNRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259823LNRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259823ONRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259823ONRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259824LNRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259824LNRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259824ONRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259824ONRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259827LNRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259827LNRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
TPS259827ONRGER	VQFN	RGE	24	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
TPS259827ONRGET	VQFN	RGE	24	250	180.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259822LNRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259822LNRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259822ONRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259822ONRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259823LNRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259823LNRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259823ONRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259823ONRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259824LNRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259824LNRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259824ONRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259824ONRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259827LNRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259827LNRGET	VQFN	RGE	24	250	205.0	200.0	33.0
TPS259827ONRGER	VQFN	RGE	24	3000	338.0	355.0	35.0
TPS259827ONRGET	VQFN	RGE	24	250	205.0	200.0	33.0

GENERIC PACKAGE VIEW

RGE 24

VQFN - 1 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H


RGE0024M



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4223975/B 03/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGE0024M

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4223975/B 03/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGE0024M

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25
 78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:20X

4223975/B 03/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月