

# TPS3852-Q1 高精度電圧スーパーバイザ、ウォッチドッグ・タイマ内蔵


## 1 特長

- 下記内容でAEC-Q100認定済み
  - デバイス温度グレード1: 動作時周囲温度範囲  
-40°C～125°C
  - デバイスHBM ESD分類レベル2
  - デバイスCDM ESD分類レベルC4B
- V<sub>DD</sub>入力電圧範囲: 1.6V～6.5V
- 0.8%の電圧スレッショルド精度
- 低い消費電流: I<sub>DD</sub> = 10µA (標準値)
- ウォッチドッグのタイムアウトをユーザーがプログラム可能
- 工場でプログラム済みの高精度のウォッチドッグとリセット・タイマ
  - ±15%精度のWDTおよびRST遅延
- オープン・ドレイン出力
- マニュアル・リセット入力(MR)
- 高精度の電圧監視
  - 1.8V～5.0Vの共通レールをサポート
  - 4%および7%のスレッショルドを利用可能
  - 0.5%のヒステリシス
- ウォッチドッグのディセーブル機能
- 3mm×3mmの小型8ピンVSONパッケージで供給

## 2 アプリケーション

- 安全性が重要なアプリケーション
- 車載用視覚情報システム
- 車載用ADASシステム
- テレマティクス制御ユニット
- FPGAおよびASIC
- マイクロコントローラおよびDSP

代表的なアプリケーション回路



## 3 概要

TPS3852-Q1は高精度の電圧スーパーバイザで、ウンドウ・ウォッチドッグ・タイマが内蔵されています。TPS3852-Q1には高精度の低電圧スーパーバイザが内蔵されており、低電圧スレッショルド(V<sub>ITN</sub>)は-40°C～+125°Cの規定の温度範囲全体にわたって0.8%の精度を実現しています。さらに、TPS3852-Q1には正確なヒステリシスが含まれているため、このデバイスは許容範囲の狭いシステムでの使用に理想的です。スーパーバイザのRESET遅延は、高精度の遅延タイマにより15%精度を実現しています。

TPS3852-Q1にはプログラム可能なウンドウ・ウォッチドッグ・タイマが内蔵されており、広範なアプリケーションに使用できます。専用ウォッチドッグ出力(WDO)により分解能が向上し、フォルト状況の性質を判定するために役立ちます。ウォッチドッグのタイムアウトは、外付けのコンデンサ、または工場でプログラムされるデフォルトの遅延設定によりプログラム可能です。ウォッチドッグはディセーブル可能で、開発プロセスにおいて望ましくないウォッチドッグのタイムアウトを回避できます。


TPS3852-Q1は、小型の3.00mm×3.00mm、8ピンのVSONパッケージで供給されます。TPS3852-Q1はウェッタブル・フランクを採用し、光学検査を容易に行えます。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS3852-Q1	VSON (8)	3.00mm×3.00mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

### 低電圧スレッショルド(V<sub>ITN</sub>)の精度と温度との関係




## 目次

<b>1</b>	特長 .....	1	7.4	Device Functional Modes.....	15
<b>2</b>	アプリケーション .....	1	<b>8</b>	<b>Application and Implementation</b> .....	16
<b>3</b>	概要 .....	1	8.1	Application Information.....	16
<b>4</b>	改訂履歴.....	2	8.2	Typical Application .....	19
<b>5</b>	<b>Pin Configuration and Functions</b> .....	3	<b>9</b>	<b>Power Supply Recommendations</b> .....	22
<b>6</b>	<b>Specifications</b> .....	4	<b>10</b>	<b>Layout</b> .....	22
6.1	Absolute Maximum Ratings .....	4	10.1	Layout Guidelines .....	22
6.2	ESD Ratings.....	4	10.2	Layout Example .....	22
6.3	Recommended Operating Conditions .....	4	<b>11</b>	デバイスおよびドキュメントのサポート .....	23
6.4	Thermal Information .....	5	11.1	デバイス・サポート .....	23
6.5	Electrical Characteristics.....	5	11.2	ドキュメントの更新通知を受け取る方法.....	23
6.6	Timing Requirements .....	6	11.3	コミュニティ・リソース .....	23
6.7	Typical Characteristics .....	8	11.4	商標 .....	23
<b>7</b>	<b>Detailed Description</b> .....	11	11.5	静電気放電に関する注意事項 .....	23
7.1	Overview .....	11	11.6	Glossary .....	23
7.2	Functional Block Diagram .....	11	<b>12</b>	メカニカル、パッケージ、および注文情報 .....	24
7.3	Feature Description.....	12			

## 4 改訂履歴

日付	改訂内容	注
2017年2月	*	初版

## 5 Pin Configuration and Functions



### Pin Functions

NAME	NO.	I/O	DESCRIPTION
CWD	2	—	Programmable watchdog timeout input. Watchdog timeout is set by connecting a capacitor between this pin and ground. Furthermore, this pin can also be connected by a 10-k $\Omega$ resistor to V <sub>DD</sub> , or leaving unconnected (NC) further enables the selection of the preset watchdog timeouts; see the <a href="#">Timing Requirements</a> table. When using a capacitor, the TPS3852-Q1 determines the window watchdog upper boundary with <a href="#">式 1</a> . See <a href="#">表 4</a> and the <a href="#">CWD Functionality</a> section for additional information.
GND	4	—	Ground pin
MR	3	I	Manual reset pin. A logical low on this pin issues a <a href="#">RESET</a> . This pin is internally pulled up to V <sub>DD</sub> . <a href="#">RESET</a> remains low for a fixed reset delay ( $t_{RST}$ ) time after <a href="#">MR</a> is deasserted (high).
<a href="#">RESET</a>	8	O	Reset output. Connect <a href="#">RESET</a> using a 1-k $\Omega$ to 100-k $\Omega$ resistor to the desired pullup voltage rail (V <sub>PU</sub> ). <a href="#">RESET</a> goes low when V <sub>DD</sub> goes below the undervoltage threshold (V <sub>ITN</sub> ). When V <sub>DD</sub> is within the normal operating range, the <a href="#">RESET</a> timeout counter starts. At completion, <a href="#">RESET</a> goes high. During startup, the state of <a href="#">RESET</a> is undefined below the specified power-on-reset (POR) voltage (V <sub>POR</sub> ). Above POR, <a href="#">RESET</a> goes low and remains low until the monitored voltage is within the correct operating range (above V <sub>ITN</sub> + V <sub>HYST</sub> ) and the <a href="#">RESET</a> timeout is complete.
SET1	5	I	Logic input. Grounding the SET1 pin disables the watchdog timer.
VDD	1	I	Supply voltage pin. For noisy systems, connecting a 0.1- $\mu$ F bypass capacitor is recommended.
WDI	6	I	Watchdog input. A falling transition (edge) must occur at this pin between the lower ( $t_{WDL(max)}$ ) and upper ( $t_{WDU(min)}$ ) window boundaries in order for <a href="#">WDO</a> to not assert. When the watchdog is not in use, the SET1 pin can be used to disable the watchdog. The input at WDI is ignored when <a href="#">RESET</a> or <a href="#">WDO</a> are low (asserted) and also when the watchdog is disabled. If the watchdog is disabled, then WDI cannot be left unconnected and must be driven to either V <sub>DD</sub> or GND.
<a href="#">WDO</a>	7	O	Watchdog output. Connect <a href="#">WDO</a> with a 1-k $\Omega$ to 100-k $\Omega$ resistor to the desired pullup voltage rail (V <sub>PU</sub> ). <a href="#">WDO</a> goes low (asserts) when a watchdog timeout occurs. <a href="#">WDO</a> only asserts when <a href="#">RESET</a> is high. When a watchdog timeout occurs, <a href="#">WDO</a> goes low (asserts) for the set <a href="#">RESET</a> timeout delay ( $t_{RST}$ ). When <a href="#">RESET</a> goes low, <a href="#">WDO</a> is in a high-impedance state.
Thermal pad	—	—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range	V <sub>DD</sub>	–0.3	7	V
Output voltage range	RESET, WDO	–0.3	7	V
Voltage ranges	SET1, WDI, $\overline{MR}$	–0.3	7	V
	CWD, CRST	–0.3	$V_{DD} + 0.3$ <sup>(2)</sup>	
Output pin current		±20		mA
Input current (all pins)		±20		mA
Continuous total power dissipation		See <i>Thermal Information</i>		
Temperature	Operating junction, $T_J$ <sup>(3)</sup>	–40	150	°C
	Operating free-air, $T_A$ <sup>(3)</sup>	–40	150	
	Storage, $T_{stg}$	–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is  $V_{DD} + 0.3$  V or 7.0 V, whichever is smaller.

(3) Assume that  $T_J = T_A$  as a result of the low dissipated power in this device.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per AEC Q100-011	±750

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply pin voltage	1.6		6.5	V
V <sub>SET1</sub>	SET1 pin voltage	0		6.5	V
V <sub>MR</sub>	MR pin voltage	0		6.5	V
C <sub>CWD</sub>	Watchdog timing capacitor	0.1 <sup>(1)</sup>		1000 <sup>(1)</sup>	nF
CWD	Pullup resistor to V <sub>DD</sub>	9	10	11	kΩ
R <sub>PU</sub>	Pullup resistor, RESET and WDO	1	10	100	kΩ
I <sub>RESET</sub>	RESET pin current			10	mA
I <sub>WDO</sub>	Watchdog output current			10	mA
T <sub>J</sub>	Junction temperature	–40		125	°C

(1) Using a C<sub>CWD</sub> capacitor of 0.1 nF or 1000 nF gives a t<sub>WDO(typ)</sub> of 62.74 ms or 77.45 seconds, respectively.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS3852-Q1	UNIT
		DRB (VSON)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	47.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	51.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	22.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	22.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

at  $V_{ITN} + V_{HYST} \leq V_{DD} \leq 6.5$  V over the operating temperature range of  $-40^\circ\text{C} \leq T_A, T_J \leq +125^\circ\text{C}$  (unless otherwise noted); the open-drain pullup resistors are 10 kΩ for each output; typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GENERAL CHARACTERISTICS</b>					
V <sub>DD</sub> <sup>(1)</sup>	Supply voltage		1.6	6.5	V
I <sub>DD</sub>	Supply current		10	19	µA
<b>RESET FUNCTION</b>					
V <sub>POR</sub> <sup>(2)</sup>	Power-on-reset voltage	I <sub>RESET</sub> = 15 µA, V <sub>OL(MAX)</sub> = 0.25 V		0.8	V
V <sub>UVLO</sub> <sup>(3)</sup>	Undervoltage lockout voltage			1.35	V
V <sub>ITN</sub>	Undervoltage threshold accuracy, entering RESET	V <sub>DD</sub> falling	V <sub>ITN</sub> – 0.8%	V <sub>ITN</sub> + 0.8%	
V <sub>HYST</sub>	Hysteresis voltage	V <sub>DD</sub> rising	0.2%	0.5%	0.8%
I <sub>MR</sub>	MR pin internal pullup current	V <sub>MR</sub> = 0 V	500	620	700
<b>WINDOW WATCHDOG FUNCTION</b>					
I <sub>CWD</sub>	CWD pin charge current	CWD = 0.5 V	337	375	nA
V <sub>CWD</sub>	CWD pin threshold voltage		1.192	1.21	1.228
V <sub>OL</sub>	RESET, WDO output low	V <sub>DD</sub> = 5 V, I <sub>RESET</sub> = I <sub>WDO</sub> = 3 mA		0.4	V
I <sub>D</sub>	RESET, WDO output leakage current, open-drain	V <sub>DD</sub> = V <sub>ITN</sub> + V <sub>HYST</sub> , V <sub>RESET</sub> = V <sub>WDO</sub> = 6.5 V		1	µA
V <sub>IL</sub>	Low-level input voltage (MR, SET1)			0.25	V
V <sub>IH</sub>	High-level input voltage (MR, SET1)		0.8		V
V <sub>IL(WDI)</sub>	Low-level input voltage (WDI)			0.3 × V <sub>DD</sub>	V
V <sub>IH(WDI)</sub>	High-level input voltage (WDI)		0.8 × V <sub>DD</sub>		V


- (1) During power on, V<sub>DD</sub> must be a minimum of 1.6 V for at least 300 µs before RESET correlates with V<sub>DD</sub>.
- (2) When V<sub>DD</sub> falls below V<sub>POR</sub>, RESET and WDO are undefined.
- (3) When V<sub>DD</sub> falls below UVLO, RESET is driven low.

## 6.6 Timing Requirements

at  $V_{ITN} + V_{HYST} \leq V_{DD} \leq 6.5$  V over the operating temperature range of  $-40^\circ\text{C} \leq T_A, T_J \leq +125^\circ\text{C}$  (unless otherwise noted); the open-drain pullup resistors are 10 k $\Omega$  for each output; typical values are at  $T_J = 25^\circ\text{C}$

		MIN	TYP	MAX	UNIT	
<b>GENERAL</b>						
$t_{INIT}$	CWD pin evaluation period		381		$\mu\text{s}$	
	Minimum $\overline{MR}$ , SET1 pin pulse duration		1		$\mu\text{s}$	
	Startup delay		300		$\mu\text{s}$	
<b>RESET FUNCTION</b>						
$t_{RST}$	Reset timeout period	170	200	230	ms	
$t_{RST-DEL}$	$V_{DD}$ to $\overline{\text{RESET}}$ delay	$V_{DD} = V_{ITN} + V_{HYST} + 2.5\%$	35		$\mu\text{s}$	
		$V_{DD} = V_{ITN} - 2.5\%$	17			
$t_{MR-DEL}$	$\overline{MR}$ to $\overline{\text{RESET}}$ delay		200		ns	
<b>Watchdog Function</b>						
$t_{WDL}$	Window watchdog lower boundary	CWD = NC, SET1 = 0 <sup>(1)</sup>		Watchdog disabled		
		CWD = NC, SET1 = 1 <sup>(1)</sup>	680	800	920	ms
		CWD = 10 k $\Omega$ to VDD, SET1 = 0 <sup>(1)</sup>		Watchdog disabled		
		CWD = 10 k $\Omega$ to VDD, SET1 = 1 <sup>(1)</sup>	1.48	1.85	2.22	ms
$t_{WDU}$	Window watchdog upper boundary	CWD = NC, SET1 = 0 <sup>(1)</sup>		Watchdog disabled		
		CWD = NC, SET1 = 1 <sup>(1)</sup>	1360	1600	1840	ms
		CWD = 10 k $\Omega$ to VDD, SET1 = 0 <sup>(1)</sup>		Watchdog disabled		
		CWD = 10 k $\Omega$ to VDD, SET1 = 1 <sup>(1)</sup>	9.35	11.0	12.65	ms
$t_{WD\text{-}setup}$	Setup time required for device to respond to changes on WDI after being enabled		150		$\mu\text{s}$	
	Minimum WDI pulse duration		50		ns	
$t_{WD\text{-}DEL}$	WDI to $\overline{WDO}$ delay		50		ns	

(1) SET1 = 0 means  $V_{SET1} < V_{IL}$ , SET1 = 1 means  $V_{SET1} > V_{IH}$ .



(1) See [图 2](#) for WDI timing requirements.

**图 1. Timing Diagram**




図 2. TPS3852-Q1 Window Watchdog Timing

## 6.7 Typical Characteristics

all curves are taken at 25°C with 1.6 V  $\leq$  VDD  $\leq$  6.5 V (unless otherwise noted)




図 3. Supply Current vs VDD




図 4. MR Threshold vs Temperature




図 5. CWD Charging Current vs Temperature




図 6. VITN + VHYST Accuracy vs Temperature





図 7. VITN Accuracy vs Temperature




Includes G and H versions with 3.3-V nominal monitored voltage,  
total units = 15,536

図 8. VITN + VHYST Accuracy Histogram


## Typical Characteristics (continued)

all curves are taken at 25°C with  $1.6 \text{ V} \leq \text{VDD} \leq 6.5 \text{ V}$  (unless otherwise noted)



## Typical Characteristics (continued)

all curves are taken at 25°C with  $1.6 \text{ V} \leq \text{VDD} \leq 6.5 \text{ V}$  (unless otherwise noted)




## 7 Detailed Description

### 7.1 Overview

The TPS3852-Q1 is a high-accuracy voltage supervisor with an integrated window watchdog timer. This device includes a precision undervoltage supervisor with a threshold that achieves 0.8% accuracy over the specified temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . In addition, the TPS3852-Q1 includes accurate hysteresis on the threshold, making the device ideal for use with tight tolerance systems where voltage supervisors must ensure a RESET before the minimum supply tolerance of the microprocessor or system-on-a-chip (SoC) is reached.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

NOTE:  $R_1 + R_2 = 4.5 \text{ M}\Omega$ .

## 7.3 Feature Description

### 7.3.1 RESET


Connect  $\overline{\text{RESET}}$  to  $V_{PU}$  through a 1-k $\Omega$  to 100-k $\Omega$  pullup resistor.  $\overline{\text{RESET}}$  remains high (deasserted) when  $V_{DD}$  is greater than the negative threshold voltage ( $V_{ITN}$ ). If  $V_{DD}$  falls below the negative threshold ( $V_{ITN}$ ), then  $\overline{\text{RESET}}$  is asserted, driving the  $\overline{\text{RESET}}$  pin to low impedance. When  $V_{DD}$  rises above  $V_{ITN} + V_{HYST}$ , a delay circuit is enabled that holds  $\overline{\text{RESET}}$  low for a specified reset delay period ( $t_{RST}$ ). When the reset delay has elapsed, the  $\overline{\text{RESET}}$  pin goes to a high-impedance state and uses a pullup resistor to hold  $\overline{\text{RESET}}$  high. The pullup resistor must be connected to the desired voltage rail to allow other devices to be connected at the correct interface voltage. To ensure proper voltage levels, give some consideration when choosing the pullup resistor values. The pullup resistor value is determined by output logic low voltage ( $V_{OL}$ ), leakage current ( $I_D$ ), and the current through the  $\overline{\text{RESET}}$  pin  $I_{RESET}$ .

### 7.3.2 Manual Reset (MR)

The manual reset (MR) input allows a processor or other logic circuits to initiate a reset. A logic low on MR causes  $\overline{\text{RESET}}$  to assert. After MR returns to a logic high and  $V_{DD}$  is above  $V_{ITN} + V_{HYST}$ ,  $\overline{\text{RESET}}$  is deasserted after the reset delay time ( $t_{RST}$ ). If MR is not controlled externally, then MR can either be connected to  $V_{DD}$  or left floating because the MR pin is internally pulled up. When MR is asserted, the watchdog is disabled and all signals input to WDI are ignored.

### 7.3.3 Undervoltage Fault Detection

The TPS3852-Q1 features undervoltage detection for common rails between 1.8 V and 5 V. The voltage is monitored on the input rail of the device. If  $V_{DD}$  drops below  $V_{ITN}$ , then  $\overline{\text{RESET}}$  is asserted (driven low). When  $V_{DD}$  is above  $V_{ITN} + V_{HYST}$ ,  $\overline{\text{RESET}}$  deasserts after  $t_{RST}$ , as shown in [FIG 16](#). The internal comparator has built-in hysteresis that provides some noise immunity and ensures stable operation. Although not required in most cases, for noisy applications, good analog design practice is to place a 1-nF to 100-nF bypass capacitor close to the VDD pin to reduce sensitivity to transient voltages on the monitored signal.



[FIG 16. Undervoltage Detection](#)


## Feature Description (continued)

### 7.3.4 Watchdog Mode

This section provides information for the watchdog mode of operation.

#### 7.3.4.1 SET1

The SET1 pin can enable and disable the watchdog timer. If SET1 is set to GND, the watchdog timer is disabled and WDI is ignored. When the watchdog is disabled,  $\overline{WDO}$  is in a high-impedance state. If the watchdog timer is disabled, drive the WDI pin to either GND or VDD to ensure that there is no increase in  $I_{DD}$ . When SET1 is logic high, the watchdog operates normally. The SET1 pin can be changed dynamically; however, if the watchdog is going from disabled to enabled there is a setup time  $t_{WD-setup}$  where the watchdog does not respond to changes on WDI, as shown in [图 17](#).



[图 17. Enabling and Disabling the Watchdog](#)

#### 7.3.4.2 Window Watchdog Timer

This section provides information for the window watchdog mode of operation. A window watchdog is typically employed in safety-critical applications where a traditional watchdog timer is inadequate. In a traditional watchdog there is a maximum time in which a pulse must be issued to prevent the reset from occurring. In a window watchdog, the pulse must be issued between a maximum lower window time ( $t_{WDL(max)}$ ) and the minimum upper window time ( $t_{WDU(min)}$ ) set by the CWD pin.

#### 7.3.4.3 Watchdog Input (WDI)

WDI is the watchdog timer input that controls the  $\overline{WDO}$  output. The WDI input is triggered by the falling edge of the input signal. For the first pulse, the watchdog acts as a traditional watchdog timer; thus, the first pulse must be issued before  $t_{WDU(min)}$ . After the first pulse, to ensure proper functionality of the watchdog timer, always issue the WDI pulse within the window of  $t_{WDL(max)}$  and  $t_{WDU(min)}$ . If the pulse is issued in this region, then  $\overline{WDO}$  remains unasserted. Otherwise the device asserts  $\overline{WDO}$ , putting the  $\overline{WDO}$  pin into a low-impedance state.

The watchdog input (WDI) is a digital pin. In order to ensure there is no increase in  $I_{DD}$ , drive the WDI pin to either VDD or GND at all times. Putting the pin to an intermediate voltage can cause an increase in supply current ( $I_{DD}$ ) because of the architecture of the digital logic gates. When RESET is asserted, the watchdog is disabled and all signals input to WDI are ignored. When RESET is no longer asserted, the device resumes normal operation and no longer ignores the signal on WDI. If the watchdog is disabled, drive the WDI pin to either VDD or GND.

## Feature Description (continued)

### 7.3.4.4 CWD

The CWD pin provides the functionality of both high-precision, factory-programmed window watchdog timing options and user-programmable window watchdog timing. The CWD pin can be either pulled up to  $V_{DD}$  through a resistor, have an external capacitor to ground, or be left floating. Every time that the device issues a reset event and the supply voltage is above  $V_{ITN}$ , the device tries to determine which of these three options is connected to the pin. There is an internal state machine that the device goes through to determine which option is connected to the CWD pin. The state machine can take up to 381  $\mu$ s to determine if the CWD pin is left floating, pulled-up through a resistor, or connected to a capacitor.

If the CWD pin is being pulled up to  $V_{DD}$  using a pullup resistor, then use a 10-k $\Omega$  resistor.

### 7.3.4.5 Watchdog Output ( $\overline{WDO}$ )

The TPS3852-Q1 features a window watchdog with an independent watchdog output ( $\overline{WDO}$ ). The independent watchdog output gives the flexibility to flag when there is a fault in the watchdog timing without performing an entire system reset. For legacy applications, WDO can be tied to  $\overline{RESET}$ . When the  $\overline{RESET}$  output is not asserted, the WDO signal maintains normal operation. However, when the  $\overline{RESET}$  signal is asserted, the WDO pin goes to a high-impedance state. This is due to using the standard  $\overline{RESET}$  timing options when a fault occurs on WDO. When  $\overline{RESET}$  is unasserted, the window watchdog timer resumes normal operation.

## 7.4 Device Functional Modes

表 1 summarises the functional modes of the TPS3852-Q1.

**表 1. Device Functional Modes**

$V_{DD}$	WDI	WDO	RESET
$V_{DD} < V_{POR}$	—	—	Undefined
$V_{POR} \leq V_{DD} < V_{DD(min)}$	Ignored	High	Low
$V_{DD(min)} \leq V_{DD} \leq V_{ITN} + V_{HYST}^{(1)}$	Ignored	High	Low
$V_{DD} > V_{ITN}^{(2)}$	$t_{WDL(max)} < t_{PULSE} < t_{WDL(min)}^{(3)}$	High	High
	$t_{PULSE} > t_{WDL(min)}^{(3)}$	Low	High
	$t_{PULSE} < t_{WDL(max)}^{(3)}$	Low	High

(1) Only valid before  $V_{DD}$  goes above  $V_{ITN} + V_{HYST}$ .

(2) Only valid after  $V_{DD}$  goes above  $V_{ITN} + V_{HYST}$ .

(3) Where  $t_{PULSE}$  is the time between the falling edges on WDI.

### 7.4.1 $V_{DD}$ is Below $V_{POR}$ ( $V_{DD} < V_{POR}$ )

When  $V_{DD}$  is less than  $V_{POR}$ ,  $\overline{\text{RESET}}$  is undefined and can be either high or low. The state of  $\overline{\text{RESET}}$  largely depends on the load that the  $\overline{\text{RESET}}$  pin is experiencing.

### 7.4.2 Above Power-On-Reset, But Less Than $V_{DD(min)}$ ( $V_{POR} \leq V_{DD} < V_{DD(min)}$ )

When the voltage on  $V_{DD}$  is less than  $V_{DD(min)}$  and greater than or equal to  $V_{POR}$ , the  $\overline{\text{RESET}}$  signal is asserted (logic low). When  $\overline{\text{RESET}}$  is asserted, the watchdog output WDO is in a high-impedance state regardless of the WDI signal that is input to the device.

### 7.4.3 Normal Operation ( $V_{DD} \geq V_{DD(min)}$ )

When  $V_{DD}$  is greater than or equal to  $V_{DD(min)}$ , the  $\overline{\text{RESET}}$  signal is determined by  $V_{DD}$ . When  $\overline{\text{RESET}}$  is asserted, WDO goes to a high-impedance state. WDO is then pulled high through the pullup resistor.

## 8 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 CWD Functionality

The TPS3852-Q1 features three options for setting the watchdog window: connecting a capacitor to the CWD pin, connecting a pullup resistor to VDD, and leaving the CWD pin unconnected. [图 18](#) shows a schematic drawing of all three options. If this pin is connected to VDD through a 10-k $\Omega$  pullup resistor or left unconnected (high impedance), then the factory-programmed watchdog timeouts are enabled; see the [Timing Requirements](#) table. Otherwise, the watchdog timeout can be adjusted by placing a capacitor from the CWD pin to ground.



**图 18. CWD Charging Circuit**

##### 8.1.1.1 Factory-Programmed Timing Options

If using the factory-programmed timing options (listed in [表 2](#)), the CWD pin must either be unconnected or pulled up to VDD through a 10-k $\Omega$  pullup resistor. Using these options enables high-precision watchdog timing.

**表 2. Factory-Programmed Watchdog Timing**

INPUT		WATCHDOG LOWER BOUNDARY ( $t_{WDL}$ )			WATCHDOG UPPER BOUNDARY ( $t_{WDU}$ )			UNIT
CWD	SET1	MIN	TYP	MAX	MIN	TYP	MAX	
NC	0	Watchdog disabled			Watchdog disabled			ms
	1	680	800	920	1360	1600	1840	
10 k $\Omega$ to VDD	0	Watchdog disabled			Watchdog disabled			ms
	1	1.48	1.85	2.22	9.35	11.0	12.65	

### 8.1.1.2 Adjustable Capacitor Timing

Adjustable capacitor timing is achievable by connecting a capacitor to the CWD pin. If a capacitor is connected to CWD, then a 375-nA current source charges  $C_{CWD}$  until  $V_{CWD} = 1.21$  V. The TPS3852-Q1 determines the window watchdog upper boundary with the formula given in 式 1, where  $C_{CWD}$  is in microfarads ( $\mu$ F) and  $t_{WDL}$  is in seconds.

$$t_{WDL(\text{typ})}(\text{s}) = 77.4 \times C_{CWD}(\mu\text{F}) + 0.055 \text{ (s)} \quad (1)$$

The TPS3852-Q1 is limited to using  $C_{CWD}$  capacitors between 100 pF and 1  $\mu$ F. Note that 式 1 is for ideal capacitors; capacitor tolerances cause the actual device timing to vary. For the most accurate timing, use ceramic capacitors with COG dielectric material. As shown in 表 3, when using the minimum capacitance of 100 pF, the watchdog upper boundary is 62.74 ms; whereas with a 1- $\mu$ F capacitance, the watchdog upper boundary is 77.455 seconds. If a  $C_{CWD}$  capacitor is used, 式 1 can be used to set the window watchdog upper boundary ( $t_{WDL}$ ). 表 4 shows how  $t_{WDL}$  can be used to calculate  $t_{WDL}$ .

**表 3.  $t_{WDL}$  Values for Common Ideal Capacitor Values**

$C_{CWD}$	WATCHDOG UPPER BOUNDARY ( $t_{WDL}$ )			<b>UNIT</b>
	<b>MIN<sup>(1)</sup></b>	<b>Typ</b>	<b>MAX<sup>(1)</sup></b>	
100 pF	53.32	62.74	72.15	ms
1 nF	112.5	132.4	152.2	ms
10 nF	704	829	953	ms
100 nF	6625	7795	8964	ms
1 $\mu$ F	65836	77455	89073	ms

(1) Minimum and maximum values are calculated using ideal capacitors.

**表 4. Programmable CWD Timing**

INPUT		WATCHDOG LOWER BOUNDARY ( $t_{WDL}$ )			WATCHDOG UPPER BOUNDARY ( $t_{WDL}$ )			<b>UNIT</b>
CWD	SET1	MIN	Typ	MAX	MIN	Typ	MAX	
$C_{CWD}$	0	Watchdog disabled			Watchdog disabled			
	1	$t_{WDL(\text{min})} \times 0.5$	$t_{WDL} \times 0.5$	$t_{WDL(\text{max})} \times 0.5$	$0.85 \times t_{WDL(\text{typ})}$	$t_{WDL(\text{typ})}^{(1)}$	$1.15 \times t_{WDL(\text{typ})}$	s

(1) Calculated from 式 1 using ideal capacitors.


### 8.1.2 Overdrive Voltage

Forcing a RESET is dependent on two conditions: the amplitude  $V_{DD}$  is beyond the trip point ( $\Delta V_1$  and  $\Delta V_2$ ), and the length of time that the voltage is beyond the trip point ( $t_1$  and  $t_2$ ). If the voltage is just under the trip point for a long period of time, RESET asserts and the output is pulled low. However, if  $V_{DD}$  is just under the trip point for a few nanoseconds, RESET does not assert and the output remains high. The length of time required for RESET to assert can be changed by increasing the amount  $V_{DD}$  goes under the trip point. If  $V_{DD}$  is under the trip point by 10%, the amount of time required for the comparator to respond is much faster and causes RESET to assert much quicker than when barely under the trip point voltage. 式 2 shows how to calculate the percentage overdrive.

$$\text{Overdrive} = |(V_{DD} / V_{ITX} - 1) \times 100\%| \quad (2)$$

In 式 2,  $V_{ITX}$  corresponds to the threshold trip point. If  $V_{DD}$  is exceeding the positive threshold,  $V_{ITN} + V_{HYST}$  is used.  $V_{ITN}$  is used when  $V_{DD}$  is falling below the negative threshold. In 図 19,  $t_1$  and  $t_2$  correspond to the amount of time that  $V_{DD}$  is over the threshold; the propagation delay versus overdrive for  $V_{ITN}$  and  $V_{ITN} + V_{HYST}$  is illustrated in 図 13 and 図 14, respectively.

The TPS3852-Q1 is relatively immune to short positive and negative transients on VDD because of the overdrive voltage.




Copyright © 2016, Texas Instruments Incorporated

図 19. Overdrive Voltage

## 8.2 Typical Application

A typical application for the TPS3852-Q1 is shown in [图 20](#). The TPS3852G33-Q1 is used to monitor the 3.3-V,  $V_{CORE}$  rail powering the microcontroller.



Copyright © 2016, Texas Instruments Incorporated

**图 20. Monitoring Supply Voltage and Watchdog Supervision of a Microcontroller**

### 8.2.1 Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Watchdog disable for initialization period	Watchdog must remain disabled for 7 seconds until logic enables the watchdog timer	7.21 seconds (typ)
Output logic voltage	3.3-V CMOS	3.3-V CMOS
Monitored rail	3.3 V with a 5% threshold	Worst-case $V_{ITN} = 3.142$ V (-4.7% threshold)
Watchdog window	250 ms, maximum	$t_{WDL(max)} = 135$ ms, $t_{WDU(min)} = 181$ ms
Maximum device current consumption	50 μA	52 μA (worst-case) when $\overline{RESET}$ or $\overline{WDO}$ is asserted <sup>(1)</sup>

(1) Only includes the TPS3852G33-Q1 current consumption.

### 8.2.2 Detailed Design Procedure


#### 8.2.2.1 Monitoring the 3.3-V Rail

This application calls for very tight monitoring of the rail with only 5% of variation allowed on the rail. To ensure this requirement is met, the TPS3852G33-Q1 was chosen for its -4% threshold. To calculate the worst-case for  $V_{ITN}$ , the accuracy must also be taken into account. The worst-case for  $V_{ITN}$  can be calculated by [式 3](#):

$$V_{ITN(\text{Worst-Case})} = V_{ITN(\text{typ})} \times 0.992 = 3.3 \times 0.96 \times 0.992 = 3.142 \text{ V} \quad (3)$$

### 8.2.2.2 Calculating RESET and the WDO Pullup Resistor

The TPS3852-Q1 uses an open-drain configuration for the RESET circuit, as shown in [图 21](#). When the FET is off, the resistor pulls the drain of the transistor to VDD and when the FET is turned on, the FET attempts to pull the drain to ground, thus creating an effective resistor divider. The resistors in this divider must be chosen to ensure that  $V_{OL}$  is below the maximum value. To choose the proper pullup resistor, there are three key specifications to keep in mind: the pullup voltage ( $V_{PU}$ ), the recommended maximum RESET pin current ( $I_{RESET}$ ), and  $V_{OL}$ . The maximum  $V_{OL}$  is 0.4 V, meaning that the effective resistor divider created must be able to bring the voltage on the reset pin below 0.4 V with  $I_{RESET}$  kept below 10 mA. For this example, with a  $V_{PU}$  of 3.3 V, a resistor must be chosen to keep  $I_{RESET}$  below 50  $\mu$ A because this value is the maximum consumption current allowed. To ensure this specification is met, a pullup resistor value of 100 k $\Omega$  was selected, which sinks a maximum of 33  $\mu$ A when RESET or WDO is asserted. As illustrated in [图 11](#), when the RESET current is at 33  $\mu$ A the low-level output voltage is approximately zero.



Copyright © 2016, Texas Instruments Incorporated

[图 21. RESET Open-Drain Configuration](#)

### 8.2.2.3 Setting the Window Watchdog

As illustrated in [图 18](#), there are three options for setting the window watchdog. The design specifications in this application require the programmable timing option (external capacitor connected to CWD). When a capacitor is connected to the CWD pin, the window is governed by [式 4](#). [式 4](#) is only valid for ideal capacitors, any temperature or voltage derating must be accounted for separately.

$$C_{CWD} (\mu F) = \frac{t_{WDO} - 0.055}{77.4} = \frac{0.25 - 0.055}{77.4} = 0.0025 \mu F \quad (4)$$

The nearest standard capacitor value to 2.5 nF is 2.2 nF. Selecting 2.2 nF for the  $C_{CWD}$  capacitor gives the following minimum and maximum timing parameters:

$$t_{WDO(MIN)} = 0.85 \times t_{WDO(TYP)} = 0.85 \times (77.4 \times 2.2 \times 10^{-3} + 0.055) = 191 \text{ ms} \quad (5)$$

$$t_{WDL(MAX)} = 0.5 \times t_{WDO(MAX)} = 0.5 \times [1.15 \times (77.4 \times 2.2 \times 10^{-3} + 0.055)] = 129 \text{ ms} \quad (6)$$

Capacitor tolerance also influence  $t_{WDO(MIN)}$  and  $t_{WDL(MAX)}$ . Select a ceramic COG dielectric capacitor for high accuracy. For 2.2 nF, COG capacitors are readily available with a 5% tolerance, which results in a 5% decrease in  $t_{WDO(MIN)}$  and a 5% increase in  $t_{WDL(MAX)}$ , giving 181 ms and 135 ms, respectively. A falling edge must be issued within this window.

### 8.2.2.4 Watchdog Disabled During Initialization Period

The watchdog is often needed to be disabled during startup to allow for an initialization period. When the initialization period is over, the watchdog timer is turned back on to allow the microcontroller to be monitored by the TPS3852-Q1. To achieve this setup, SET1 must start at GND. In this design, SET1 is controlled by a TPS3890-Q1 supervisor. In this application, the TPS3890-Q1 was chosen to monitor  $V_{DD}$  as well, meaning that RESET on the TPS3890-Q1 stays low until  $V_{DD}$  rises above  $V_{ITN}$ . When  $V_{DD}$  comes up, the delay time can be adjusted through the CT capacitor on the TPS3890-Q1. With this approach, the RESET delay can be adjusted from a minimum of 25  $\mu$ s to a maximum of 30 seconds. For this design, a minimum delay of 7 seconds is needed until the watchdog timer is enabled. The CT capacitor calculation (see the [TPS3890-Q1 data sheet](#)) yields an ideal capacitance of 6.59  $\mu$ F, giving a closest standard ceramic capacitor value of 6.8  $\mu$ F. When connecting a 6.8- $\mu$ F capacitor from CT to GND, the typical delay time is 7.21 seconds. [图 22](#) illustrates the typical startup waveform for this circuit when the watchdog input is off. [图 22](#) illustrates that when the watchdog is disabled, the WDO output remains high. See the [TPS3890-Q1 data sheet](#) for detailed information on the TPS3890-Q1.

### 8.2.3 Glitch Immunity

図 25 shows the high-to-low glitch immunity for the TPS3852G33-Q1 with a 7% overdrive with  $V_{DD}$  starting at 3.3 V. This curve shows that  $V_{DD}$  can go below the threshold for 5.2  $\mu$ s without RESET asserting.

### 8.2.4 Application Curves

Unless otherwise stated, application curves were taken at  $T_A = 25^\circ\text{C}$ .




図 22. Startup Without a WDI Signal




図 23. Typical WDI Signal




図 24. Typical RESET Delay




図 25. High-to-Low Glitch Immunity

## 9 Power Supply Recommendations

This device is designed to operate from an input supply with a voltage range between 1.6 V and 6.5 V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1- $\mu$ F capacitor between the VDD pin and the GND pin.

## 10 Layout

### 10.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1- $\mu$ F ceramic capacitor as near as possible to the VDD pin.
- If a  $C_{CWD}$  capacitor or pull-up resistor is used, place these components as close as possible to the CWD pin. If the CWD pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin.
- Place the pullup resistors on RESET and WDO as close to the pin as possible.

### 10.2 Layout Example




图 26. Typical Layout for the TPS3852-Q1

## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 開発サポート

##### 11.1.1.1 評価モジュール

**TPS3851EVM-780評価モジュール**は、この部品の評価に使用できます。この評価モジュールを使用する場合、EVM上のデバイスをTPS3852-Q1に変更する必要があります。

#### 11.1.2 デバイスの項目表記

表 5. デバイスの項目表記

説明	項目表記	値
TPS3852 (ウインドウ・ウォッチドッグ付きの高精度スーパーバイザ)	—	—
X (公称スレッショルド: 監視対象の公称電圧の百分率)	G	$V_{ITN} = -4\%$
	H	$V_{ITN} = -7\%$
yy(y) <sup>(1)</sup> (監視対象の公称電圧のオプション)	18	1.8V
	33	3.3V

(1) たとえば、TPS3852G33QDRBQ1は監視対象の公称電圧3.3V、公称スレッショルド-4%を意味します。

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** **TIのE2E ( Engineer-to-Engineer )** コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

**設計サポート** **TIの設計サポート** 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 静電気放電に関する注意事項

 すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行なうようにして下さい。  
静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなバラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.6 Glossary

**SLYZ022 — TI Glossary.**

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS3852G18QDRBRQ1	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	852DB
TPS3852G18QDRBRQ1.A	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	852DB
TPS3852G33QDRBRQ1	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	852GB
TPS3852G33QDRBRQ1.A	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	852GB
TPS3852H18QDRBRQ1	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	852LB
TPS3852H18QDRBRQ1.A	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	852LB
TPS3852H33QDRBRQ1	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	852PB
TPS3852H33QDRBRQ1.A	Active	Production	SON (DRB)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	852PB

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

---

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS3852-Q1 :**

- Catalog : [TPS3852](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## GENERIC PACKAGE VIEW

**DRB 8**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203482/L




# PACKAGE OUTLINE

**DRB0008F**



**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



4222121/C 10/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT

**DRB0008F**



## VSON - 1 mm max height

## PLASTIC SMALL OUTLINE - NO LEAD



## LAND PATTERN EXAMPLE

SCALE:20X



## SOLDER MASK DETAILS

4222121/C 10/2016

#### NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
82% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4222121/C 10/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


## PACKAGE OUTLINE

**DRB0008K**



## VSON - 1 mm max height

## PLASTIC SMALL OUTLINE - NO LEAD



4227074/D 08/2022

## NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

DRB0008K

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER MASK DETAILS

4227074/D 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**DRB0008K**

## VSON - 1 mm max height

## PLASTIC SMALL OUTLINE - NO LEAD



## SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4227074/D 08/2022

**NOTES: (continued)**

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月