





TPS4811-Q1 JAJSK58C - JANUARY 2022 - REVISED DECEMBER 2022

TPS4811-Q1 100V 車載用スマート・ハイサイド・ドライバ、保護および診断 機能付き

1 特長

- 下記内容で AEC-Q100 認定済み
 - デバイス温度グレード 1: 動作時周囲温度範囲:-40℃~+125℃
- 機能安全規格に対応
 - 機能安全システム設計に役立つ資料を利用可能
- 3.5V~80V の入力範囲 (絶対最大定格 100V)
- -30V までの出力逆極性保護機能
- 100µA の電流能力を持つ内蔵 12V チャージ・ポンプ
- 低シャットダウン電流 (EN/UVLO = Low): 1.6µA
- 強力なプルアップ (3.7A) / プルダウン (4A) ゲート・ド ライバ
- 外部のバック・ツー・バック N チャネル MOSFET を駆
- 容量性負荷を駆動するためのプリチャージ・スイッチ・ ドライバを内蔵したバリアント (TPS48111-Q1)
- 可変サーキット・ブレーカ・タイマ (TMR) とフォルト・フ ラグ出力 (FLT I) を備えた 2 レベルの可変過電流保 護 (IWRN、ISCP)
- 高速な短絡保護:1.2µs (TPS48111-Q1)、4µs (TPS48110-Q1)
- 高精度アナログ電流モニタ出力 (IMON) 30mV V_{SNS} \mathcal{T} ±2 %
- 高精度、可変低電圧誤動作防止 (UVLO) と過電圧保 護 (OV) -±2% 未満
- フォルト・フラグ出力 (FLT_T) を備えたリモート過熱検 出 (DIODE) および保護

2 アプリケーション

- パワー・ディストリビューション・ボックス
- ボディ・コントロール・モジュール
- DC/DC コンバータ
- バッテリ・マネージメント・システム

3 概要

TPS4811x-Q1 ファミリは、保護および診断機能を備えた 100V スマート・ハイサイド・ドライバです。 本デバイスは 3.5V~80V の広い動作電圧範囲を持っているため、 12V、24V、48V システムの設計に適しています。

本デバイスは、大電流システム設計において並列 FET を 使って電力をスイッチングできる強力な 3.7A ピーク・ソー ス (PU) と 4A ピーク・シンク (PD) ゲート・ドライバを備え ています。ゲート・ドライバの制御入力として INP を使いま

本デバイスは、エネルギー管理システムの設計を可能に する高精度電流検出 (±2 %) 出力 (IMON) を備えていま す。本デバイスは、スレッショルドと応答時間を精密に調整 できる FLT | 出力を備えた 2 レベルの過電流保護機能を 備えています。自動リトライおよびラッチオフ・フォルト動作 は設定可能です。本デバイスは、FLT_T 出力を備えたリ モート過熱保護機能を備えています。

TPS48111-Q1 は、制御入力 (INP_G) を備えたプリチャ ージ・ドライバ (G) を内蔵しています。この機能は、大きな 容量性負荷を駆動する必要がある設計を可能にします。 シャットダウン・モードでは、本コントローラは合計 1.6µA のシャットダウン電流を消費します (48V 電源入力の場 合)。


TPS4811x-Q1 は、隣接する高電圧ピンと低電圧ピンの 間のピンを取り除くことで 0.8mm の間隔を確保した 19 ピ ン VSSOP パッケージで供給されます。

パッケージ情報

	* * * * * III IIV	
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TPS48110-Q1、 TPS48111-Q1	VSSOP (19)	5.10mm × 3.00mm

利用可能なパッケージについては、データシートの末尾にある注 文情報を参照してください。





DC/DC コンバータ用サーキット・ブレーカ



Table of Contents

2 アプリケーション	1 特長	1	9.3 Feature Description	16
3 概要				
4 Revision History			10.1 Application Information	28
5 Device Comparison Table			10.2 Typical Application: Driving HVAC PTC Heater	
10.0 Trustaal Applications, Debute at DOD FFT With			Load on KL40 Line in Power Distribution Unit	28
6 Pin Configuration and Functions4	-		10.3 Typical Application: Driving B2B FETs With	
7 Specifications 6 Pre-charging the Output Capacitance 35			Pre-charging the Output Capacitance	35
7.1 Absolute Maximum Ratings			10.4 Power Supply Recommendations	37
7.2 ESD Ratings			10.5 Layout	38
7.3 Recommended Operating Conditions			11 Device and Documentation Support	40
7.4 Thermal Information			11.1 ドキュメントの更新通知を受け取る方法	40
7.5 Electrical Characteristics 7 11.2 サポート・リソース 40	7.5 Electrical Characteristics	7	11.2 サポート・リソース	40
7.6 Switching Characteristics9 11.3 Trademarks40	7.6 Switching Characteristics	9	11.3 Trademarks	40
7.7 Typical Characteristics			11.4 静電気放電に関する注意事項	40
8 Parameter Measurement Information			11.5 用語集	40
9 Detailed Description	9 Detailed Description	15		
9.1 Overview				40
9.2 Functional Block Diagram15	9.2 Functional Block Diagram	15		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	Changes from Revision B (September 2022) to Revision C (December 2022)	Page
•	• デバイス・ステータスを「事前情報」から「量産データ」に変更	



5 Device Comparison Table

	TPS48110-Q1	TPS48111-Q1
Overvoltage protection	Yes	No
Pre-charge driver	No	Yes
Short-circuit protection response time	4 μs	1.2 µs
Overtemperature fault response	Auto-retry with fixed 512-ms timer	Latch-off

6 Pin Configuration and Functions




図 6-1. DGX Package, 19-Pin VSSOP (Top View)

表 6-1. Pin Functions

	PIN			
NAME	TPS48110-Q1	TPS48111-Q1	TYPE	DESCRIPTION
NAME	DGX-19	(VSSOP)		
EN/UVLO	1	1	I	EN/UVLO input. A voltage on this pin above 1 V enables normal operation. Forcing this pin below 0.3 V shuts down the TPS4811x-Q1, reducing quiescent current to approximately 1.6 μA (typical). Optionally connect to the input supply through a resistive divider to set the undervoltage lockout. When EN/UVLO is left floating an internal pull down of 60 nA pulls EN/UVLO low and keeps the device in OFF state.
OV	2	_	I	Adjustable overvoltage threshold input. Connect a resistor ladder from input supply, OV to GND. When the voltage at OV exceeds the overvoltage cut-off threshold then the PD is pulled down to SRC turning OFF the external FET. When the voltage at OV goes below OV falling threshold then PU gets pulled up to BST, turning ON the external FET. OV must be connected to GND when not used. When OV is left floating an internal pull down of 60 nA pulls OV low and keeps PU pulled up to BST.
INP_G	_G 2		I	Input Signal. CMOS compatible input reference to GND that sets the state of G pin. INP_G has an internal pull-down to GND to keep G pulled to SRC when INP_G is left floating. Connect INP_G to GND if the G drive functionality is unused.
INP	3	3	I	Input Signal. CMOS compatible input reference to GND that sets the state of PD and PU pins. INP has an internal pull-down to GND to keep PD pulled to SRC when INP is left floating.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

4



表 6-1. Pin Functions (continued)

	表 6-1. Fill Fullctions (continued)							
	TPS48110-Q1	TPS48111-Q1	TYPE	DESCRIPTION				
NAME DGX-19 (· · · · -	DEGGKII TION				
FLT_T	4	4	0	Open Drain Fault Output. This pin asserts low when overtemperature fault is detected.				
FLT_I	5	5	0	Open Drain Fault Output. This pin asserts low after the voltage on the TMR pin has reached the fault threshold of 1.1 V. This pin indicates the pass transistor is about to turn off due to an overcurrent condition. The FLT_I pin does not go to a high-impedance state until the overcurrent condition and the auto-retry time expire.				
GND	6	6	G	Connect GND to system ground.				
IMON	7	7	0	Analog current monitor output. This pin sources a scaled down ratio of current through the external current sense resistor R_{SNS} . A resistor from this pin to GND converts current proportional to voltage. If unused, connect the pin to GND.				
IWRN	8	8	ı	Overcurrent detection setting. A resistor across IWRN to GND sets the over current comparator threshold. Connect IWRN to GND if overcurrent protection feature is not desired.				
TMR	9	9	I	Fault Timer Input. A capacitor across TMR pin to GND sets the time for fault warning, fault turn-off (FLT_I) and retry periods. Leave it open for fastest setting. Connect TMR to GND to disable overcurrent protection.				
DIODE	10	10	I	Diode connection for temperature sensing. Connect this pin to base and collector of an MMBT3904 NPN BJT. Connect DIODE to GND, if remote overtemperature protection feature is not desired.				
G	_	11	0	GATE of external pre-charge FET. Connect to the GATE of the external FET. Leave the G pin floating if the G drive functionality is unused.				
N.C	11	_	_	No connect.				
BST	12	12	0	High Side Bootstrapped Supply. An external capacitor with a minimum value of > $Q_{g(tot)}$ of the external FET must be connected between this pin and SRC.				
SRC	13	13	0	Source connection of the external FET.				
PD	14	14	0	High Current Gate Driver Pull-Down. This pin pulls down to SRC. For the fastest turn-off, tie this pin directly to the gate of the external high side MOSFET.				
PU	15	15	0	High Current Gate Driver Pull-Up. This pin pulls up to BST. Connect this pin to PD for maximum gate drive transition speed. A resistor can be connected between this pin and the gate of the external MOSFET to control the in-rush current during turn-on.				
CS-	17	17	I Current sense negative input.					
CS+	18	18	1	Current sense positive input. Connect a 50 - 100- Ω resistor across CS+ to the external current sense resistor.				
ISCP	19	19	I	Short-circuit detection threshold setting. Connect ISCP to CS- if short-circuit protection is not desired.				
VS	20	20	Power	Supply pin of the controller.				



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VS, CS+, CS-, ISCP to GND	-1	100	
	VS, CS+, CS- to SRC	-60	100	
	SRC to GND	-30	100	
	PU, PD, G, BST to SRC	-0.3	16	V
Input Pins	TMR, IWRN, DIODE to GND	-0.3	5.5	
	OV, EN/UVLO, INP, INP_G, FLT_I, FLT_T to GND	-1	20	
	CS+ to CS-	-0.3	0.3	
	I _(FLT_I) , I _(FLT_T)		10	mA
	I _(CS+) to I _(CS-) , 1msec	-100	100	IIIA
Output Dine	PU, PD, G, BST to GND	-30	112	V
Output Pins	IMON to GND	-1	7.5	V
Operating junction ten	nperature, T _j ⁽²⁾	-40	150	°C
Storage temperature,	T_{stg}	-40	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	Corner pins (EN/UVLO, DIODE, G, VS)	±750	V
		ALO Q 100-011	Other pins	±500	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
Input Pins Output Pins IM External VS	VS, CS+, CS- to GND	0	80	
IIIput FIIIs	EN/UVLO, OV to GND	0	15	\ \ <u>\</u>
Output	FLT_I, FLT_T to GND	0	15	V
Pins	IMON to GND	0	5	
External	VS to GND	22		nF
Capacitor	BST to SRC	0.1		μF
Tj	Operating Junction temperature ⁽²⁾	-40	150	°C

⁽¹⁾ Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

7.4 Thermal Information

		TPS4811x-Q1	
	THERMAL METRIC(1)	DGX	UNIT
		19 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	87	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	26.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	43.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 T_J = -40°C to +125°C; typical values at T_J = 25°C, $V_{(VS)}$ = $V_{(CS+)}$ = $V_{(CS-)}$ = 48 V, $V_{(BST-SRC)}$ = 12 V, $V_{(SRC)}$ = 0 V, V_{SNS} = Voltage across R_{SNS}

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	AGE					
V _(VS)	Operating input voltage		3.5		80	V
V _(VS_PORR)	VS POR threshold, rising		2.75	3	3.2	V
V _(VS_PORF)	VS POR threshold, falling		2.65	2.9	3.1	V
$I_{(Q)}$	Total System Quiescent current, I _(GND)	V _(EN/UVLO) = 2 V		613	700	μA
		V _(EN/UVLO) = 0 V, V _(SRC) = 0 V		1.6	5.36	μA
I _(SHDN)	SHDN current, I _(GND)	$V_{(EN/UVLO)} = 0 \text{ V, } V_{(SRC)} = 0 \text{ V, } -40^{\circ}\text{C} < T_j < 85^{\circ}\text{C}$		1.6	2.65	μΑ
ENABLE AND U	JNDERVOLTAGE LOCKOUT (EN/UVLO)	INPUT				
V _(UVLOR)	UVLO threshold voltage, rising		1.16	1.18	1.2	V
V _(UVLOF)	UVLO threshold voltage, falling		1.1	1.11	1.13	V
V _(ENF)	Enable threshold voltage for low IQ shutdown, falling		0.3	0.7	0.9	V
	Enable Hysteresis			43	60	mV
I _(EN/UVLO)	Enable input leakage current	V _(EN/UVLO) = 12 V		61	320	nA
OVER VOLTAG	E PROTECTION (OV) INPUT - TPS48110-	Q1 Only			-	
V _(OVR)	Overvoltage threshold input, risIng	TDC40440 O4 Only	1.16	1.18	1.2	V
V _(OVF)	Overvoltage threshold input, falling	-TPS48110-Q1 Only	1.1	1.11	1.13	V
I _(OV)	OV Input leakage current	0 V < V _(OV) < 5 V		60	300	nA
CHARGE PUMP	P (BST-SRC)				'	
I _(BST)	Charge Pump Supply current	V _(BST - SRC) = 10 V	80	100	126	μA
V	Charge Pump Turn ON voltage		11	11.7	12.3	V
V _(BST - SRC)	Charge Pump Turn OFF voltage		11.6	12.3	13	V
V _(BST_UVLOR)	V _(BST - SRC) UVLO voltage threshold, rising		7	7.6	8.1	V
V _(BST_UVLOF)	V _(BST - SRC) UVLO voltage threshold, falling		6	6.5	6.9	V
V _(BST - SRC)	Charge Pump Voltage at V _(VS) = 3.5 V		8.6			V
GATE DRIVER	OUTPUTS (PU, PD, G)					
R _(PD)	Pull-Down Resistance			0.69	1.34	Ω
I _(PU)	Peak Source Current		,	3.75		Α
I _(PD)	Peak Sink Current			4		Α



7.5 Electrical Characteristics (continued)

 T_J = -40°C to +125°C; typical values at T_J = 25°C, $V_{(VS)}$ = $V_{(CS+)}$ = $V_{(CS-)}$ = 48 V, $V_{(BST-SRC)}$ = 12 V, $V_{(SRC)}$ = 0 V, V_{SNS} = Voltage across R_{SNS}

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I	Gate charge (sourcing) current, on state	TPS/8111_O1_Only	72	100	140	μA
I _(G)	Gate discharge (sinking) current, off state	TPS48111-Q1 Only TPS48111-Q	mA			
CURRENT SEN	SE AND OVER CURRENT PROTECTION	(CS+, CS-, IMON, ISCP, IWRN)				
V _(OS_SET)	Input referred offset (V _{SNS} to V _(IMON) scaling)		-200		200	μV
V _(GE_SET)	Gain error (V _{SNS} to V _(IMON) scaling)	mV) Gain of 45 and 90 respectively.	-1.27		1.27	%
V	IMON accuracy		-2		2	%
V _(IMON_Acc)	INION accuracy		-5		5	%
V	Overcurrent protection (OCP) voltage	R_{SET} = 100 Ω, R_{IWRN} = 39.7 kΩ	29.2	2 100 140 2 131 190 0 200 7 1.27 2 2 5 5 2 30.6 31.5 8 10 12 7 15.6 17.6 5 40 45 19 3 82 91 1 2.5 3.3 1 2.5 3.3 1 2.5 3 2 1.2 1.3 3 1.1 1.2 5 0.2 0.22 4 70 90 70 400 1.6 2 8 1.2 400 1.6 2 8 1.2 400 1.6 2 8 1.2 400 1.6 2	mV	
V _(SNS_WRN)	threshold	R_{SET} = 100 Ω, R_{IWRN} = 120 kΩ	8	10	12	mV
I _(ISCP)	SCP Input Bias current		13.7	15.6	17.6	μΑ
Vious son	Short-circuit protection (SCP) voltage	$R_{ISCP} = 2.1 k\Omega$	35	40	45	mV
V _(SNS_SCP)	threshold	R _{ISCP} = 750 Ω		19		mV
DELAY TIMER (TMR)					
$I_{(TMR_SRC_CB)}$	TMR source current		73	82	91	μΑ
$I_{(TMR_SRC_FLT)}$	TMR source current		2.1	2.5	3.3	μΑ
$I_{(TMR_SNK)}$	TMR sink current		2.1	2.5	3	μΑ
V _(TMR_OC)	TMR voltage threshold for over current shutdown		1.112	1.2	1.3	٧
$V_{(TMR_FLT)}$	TMR voltage threshold for FLT_T assertion		1.03	1.1	1.2	V
$V_{(TMR_LOW)}$	Voltage at TMR pin for AR counter falling threshold		0.15	0.2	0.22	V
INPUT CONTRO	DLS (INP, INP_G), FAULT FLAGS (FLT_I, i	FLT_T)				
R _(FLT_I)	FLT_I Pull-down resistance		54	70	90	Ω
$R_{(\overline{FLT}_{-}\overline{T})}$	FLT_T Pull-down resistance			70		Ω
I _(FLT_T)	FLT Input leakage current				400	nA
V _(INP_H)				1.6	2	V
$V_{(INP_L)}$			0.8	1.2		V
V _(INP_Hys)				400		mV
V _(INP_G_H)				1.6	2	V
V _(INP_G_L)		TPS48111-Q1 Only	0.8	1.2		V
V _(INP_G_Hys)				400		mV
TEMPERATURE	SENSING AND PROTECTION (DIODE)				'	
1	External diada aurest serves	High level		160		μA
I _(DIODE)	External diode current source	Low level		10		μA
	Diode current ratio		15.4	16	16.6	A/A
T _(DIODE_TSD_rising)	DIODE sense TSD rising threshold	With MMBT3904 BJT for sensing		135		°C

Product Folder Links: TPS4811-Q1


7.6 Switching Characteristics

 $T_{J} = -40^{\circ}\text{C to } + 125^{\circ}\text{C}; \text{ typical values at } T_{J} = 25^{\circ}\text{C}, \ V_{(VS)} = V_{(CS+)} = V_{(CS-)} = 48 \text{ V}, \ V_{(BST-SRC)} = 12 \text{ V}, \ V_{(SRC)} = 0 \text{ V}, \ V_{SNS} = V_{(CS+)} = 0 \text{ V}, \ V_{(SSC)} =$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PU(INP_H)}	INP Turn ON propogation Delay	INP \uparrow to PU \uparrow , C _L = 47 nF		1	2	μs
t _{PD(INP_L)}	INP Turn OFF propogation Delay	INP \downarrow to PD \downarrow , C _L = 47 nF			1	μs
t _{G(INP_G_H)}	INP_G Turn ON propogation Delay	INP_G \uparrow to G \uparrow , C _L = 1 nF		21		μs
$t_{G(INP_G_L)}$	INP_G Turn OFF propogation Delay	INP_G \downarrow to G \downarrow , C _L = 1 nF		0.55	0.8	μs
t _{PD(EN_OFF)}	EN Turn OFF Propogation Delay	EN \downarrow to PD \downarrow , C _L = 47 nF		3.2	5	μs
t _{PD(UVLO_OFF)}	UVLO Turn OFF Propogation Delay	UVLO \downarrow to PD \downarrow , C _L = 47 nF		3.5	6	μs
t _{PD(VS_OFF)}	PD Turn OFF delay during input supply (VS) interruption	VS \downarrow V _(VS_PORF) to PD \downarrow , C _L = 47 nF, INP = EN/UVLO = 2 V		54		μs
t _{PU(VS_ON)}	PU Turn ON delay during input supply (VS) recovery	VS \uparrow V _(VS_PORR) to PU \uparrow , C _L = 47 nF, INP = EN/UVLO = 2 V, V _(BST-SRC) > V _(BST_UVLOR)		328	465	μs
$t_{\text{PD}(\text{OV_OFF})}$	OV Turn Off progopation Delay	OV \uparrow to PD \downarrow , C _L = 47 nF		2.6	4	μs
t _{SC}	Short-circuit protection propogation Delay			1.16	1.6	μs
	Short-circuit protection propogation Delay			4	5	μs
toc	Over current protection delay	$ \begin{array}{c} (V_{CS+} - V_{CS-)} \uparrow V_{(SNS_WRN)} \text{ to PD } \downarrow, \\ C_L = 47 \text{ nF, } C_{TMR} = 0 \text{ nF} \end{array} $		25	30	μs
	Over current protection delay	$ \begin{array}{c} (V_{CS+} - V_{CS-)} \uparrow V_{(SNS_WRN)} \text{ to PD } \downarrow, \\ C_L = 47 \text{ nF, } C_{TMR} = 22 \text{ nF} \end{array} $		370		μs
t _(FLT_I_ASSERT)	FLT_I assertion delay	C _{TMR} = 22 nF		340		μs
t _(FLT_I_DEASSERT)	FLT_I de-assertion delay			260		μs
t _{(FLT_T)AR}	TSD Auto-retry	TPS48110-Q1 Only		512		msec




7.7 Typical Characteristics






7.7 Typical Characteristics (continued)





7.7 Typical Characteristics (continued)





8 Parameter Measurement Information




図 8-1. Timing Waveforms






図 8-2. Timing Waveforms

9 Detailed Description

9.1 Overview

The TPS4811x-Q1 family is a 100-V smart high side driver with protection and diagnostics. With wide operating voltage range of 3.5 V - 80 V, the device is suitable for 12-V, 24-V, and 48-V system designs.

The device has a strong 3.7-A peak source (PU) and 4-A peak sink (PD) GATE driver that enables power switching using parallel FETs in high current system designs. Use INP as the gate driver control input. MOSFET slew rate control (ON and OFF) is possible by placing external R-C components.

The device has accurate current sensing (±2 % at 30-mV V_{SNS}) output (IMON) enabling systems for energy management. The device has integrated two-level overcurrent protection with FLT_I output with complete adjustability of thresholds and response time. Auto-retry and latch-off fault behavior can be configured.

The device features remote overtemperature protection with FLT_T output enabling robust system protection.

TPS48110-Q1 has an accurate overvoltage protection (< ±2 %), providing robust load protection.

The TPS48111-Q1 integrates a pre-charge driver (G) with control input (INP_G). This feature enables system designs that need to drive large capacitive loads by pre-charging first and then turning ON the main power FETs.

TPS4811x-Q1 has an accurate undervoltage protection (< ± 2 %) using EN/UVLO pin. Pull EN/UVLO low (< 0.3 V) to turn OFF the device and enter into shutdown state. In shutdown mode, the controller draws a total shutdown current of 1.6 μ A at 48-V supply input.

9.2 Functional Block Diagram




図 9-1. TPS48110-Q1 Functional Block Diagram






図 9-2. TPS48111-Q1 Functional Block Diagram

9.3 Feature Description

9.3.1 Charge Pump and Gate Driver output (VS, PU, PD, BST, SRC)

☑ 9-3 shows simplified diagram of the charge pump and gate driver circuit implementation. The device houses a strong 3.7-A peak source and 4-A peak sink gate drivers. The strong gate drivers enable paralleling of FETs in high power system designs ensuring minimum transition time in saturation region. A 12-V, 100-µA charge pump is derived from VS terminal and charges the external boot-strap capacitor, C_{BST} that is placed across the GATE driver (BST and SRC).

In switching applications, if the charge pump supply demand is higher than 100 μ A, then supply BST externally using a low leakage diode and V_{AUX} supply as shown in the \boxtimes 9-3.

VS is the supply pin to the controller. With VS applied and EN/UVLO pulled high, the charge pump turns ON and charges the C_{BST} capacitor. After the voltage across C_{BST} crosses $V_{(BST_UVLOR)}$, the GATE driver section gets activated. The device has a 1-V (typical) UVLO hysteresis to ensure chattering less performance during initial GATE turn ON. Choose C_{BST} based on the external FET's Q_G and allowed dip during FET turn ON. The charge pump remains enabled until the BST to SRC voltage reaches 12.3 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the BST to SRC voltage discharges to 11.7 V typically at which point the charge pump is enabled. The voltage between BST and SRC continue to charge and discharge between 12.3 V and 11.7 V as shown in the $\boxed{2}$ 9-3.




図 9-3. Gate Driver




図 9-4. Charge Pump Operation

Use the following equation to calculate the initial gate driver enable delay.

$$T_{DRV_EN} = \frac{C_{BST} \times V_{(BST_UVLOR)}}{100 \ \mu A} \tag{1}$$

Where,

 $C_{\mbox{\footnotesize{BST}}}$ is the charge pump capacitance connected across BST and SRC pins,

 $V_{(BST_UVLOR)} = 7.6 V \text{ (typical)}.$



If T_{DRV_EN} needs to be reduced then pre-bias BST terminal externally using an external V_{AUX} supply through a low leakage diode D1 as shown in \boxtimes 9-3. With this connection, T_{DRV_EN} reduces to 350 μ s. TPS4811x-Q1 application circuit with external sypply to BST is shown in \boxtimes 9-5.




図 9-5. TPS48111-Q1 Application Circuit with external supply to BST

汪

V_{AUX} can be supplied by external supply ranging between 8.1 V and 15 V.

9.3.2 Capacitive Load Driving

Certain end equipments like automotive power distribution unit power different loads including other ECUs. These ECUs can have large input capacitances. If power to the ECUs is switched on in uncontrolled way, large inrush currents can occur potentially damaging the power FETs.

To limit the inrush current during capacitive load switching, the following system design techniques can be used with TPS4811x-Q1 devices.


9.3.2.1 FET Gate Slew Rate Control

For limiting inrush current during turn ON of the FET with capacitive loads, use R_1 , R_2 , C_1 as shown in \boxtimes 9-6. The R_1 and C_1 components slow down the voltage ramp rate at the gate of the FET. The FET source follows the gate voltage resulting in a controlled voltage ramp across the output capacitors.

Product Folder Links: TPS4811-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



2 9-6. Inrush Current limiting

Use the 式 2 to calculate the inrush current during turn-ON of the FET.

$$I_{INRUSH} = C_{LOAD} \times \frac{V_{BATT}}{T_{charge}}$$
(2)

$$I_{INRUSH} = \frac{0.63 \times V_{(BST-SRC)} \times C_{LOAD}}{R_1 \times C_1}$$
(3)

Where,

 C_{LOAD} is the load capacitance, VBATT is the input voltage and T_{charge} is the charge time, $V_{(BST-SRC)}$ is the charge pump voltage (12 V),

Use a damping resistor R_2 (~ 10 Ω) in series with C_1 . $\stackrel{1}{\not\sim}$ 3 can be used to compute required C_1 value for a target inrush current. A 100 k Ω resistor for R_1 can be a good starting point for calculations.

Connecting PD pin of TPS4811x-Q1 directly to the gate of the external FET ensures fast turn OFF without any impact of R_1 and C_1 components.

 C_1 results in an additional loading on C_{BST} to charge during turn ON. Use $\not \equiv 4$ to calculate the required C_{BST} value.

$$C_{BST} > Q_{g(total)} + 10 \times C_1 \tag{4}$$

Where, Q_{q(total)} is the total gate charge of the FET.

9.3.2.2 Using Precharge FET - (with TPS48111-Q1 Only)

In high-current applications where several FETs are connected in parallel, the gate slew rate control for the main FETs is not recommended due to unequal distribution of inrush currents among the FETs. This action makes FET selection complex and results in over sizing of the FETs.

The TPS48111-Q1 integrates precharge gate driver (G) with a dedicated control input (INP_G). This feature can be used to drive a separate FET that can be used to precharge the capacitive load. \boxtimes 9-7 shows the precharge FET implementation for capacitive load charging using TPS48111-Q1. An external capacitor Cg reduces the gate turn-ON slew rate and controls the inrush current.




図 9-7. Capacitor Charging Using Gate Slew Rate Control of Precharge FET

During power up with EN/UVLO high and C_{BST} voltage above $V_{(BST_UVLOR)}$ threshold, INP and INP_G controls are active. For the precharge functionality, drive INP low to keep the main FETs OFF and drive INP_G high. G output gets pulled up to BST with I_G. Use $\not \equiv 5$ to calculate the required C_q value.

$$C_{g} = \frac{C_{LOAD} \times I_{(G)}}{I_{INRUSH}}$$
 (5)

Where,

 $I_{(G)}$ is 100 μA (typical) and C_{LOAD} is total load capacitance.

Use \gtrsim 2 to calculate the I_{INRUSH}. A series resistor R_g must be used in conjunction with C_g to limit the discharge current from C_g during turn-off . The recommended value for R_g is between 220 Ω to 470 Ω . After the output capacitor is charged, turn OFF the precharge FET by driving INP_G low. G gets pulled low to SRC with an internal 135-mA pulldown switch. The main FETs can be turned ON by driving INP high.

№ 9-8 shows other system design approaches to charge large output capacitors in high current applications. The designs involve an additional power resistor in series in series with precharge FET. The back-to-back FET topology shown is typically used in bi-directional power control applications like battery management systems.




図 9-8. TPS48111-Q1 application Circuits for Capacitive Load Driving Using Precharge FET and a Series
Power Resistor

9.3.3 Overcurrent and Short-Circuit Protection

TPS4811x-Q1 has two-level current protection.

- Adjustable overcurrent protection (I_{OC}) threshold and response time (t_{OC}),
- Adjustable short-circuit threshold (I_{SC}) with internally fixed fast response (t_{SC}).




図 9-9. Overcurrent and Short-Circuit Protection Characteristics



The device senses the voltage across the external current sense resistor through CS+ and CS-. Set the circuit breaker detection threshold using an external resistor R_{IWRN} across IWRN and GND. Use $\not \equiv 6$ to calculate the required R_{IWRN} value.

$$R_{IWRN} (\Omega) = \frac{11.9 \times R_{SET}}{R_{SNS} \times Ioc}$$
(6)

Where, R_{SET} is the resistor connected across CS+ and VS, R_{SNS} is the current sense resistor, I_{OC} is the overcurrent level

注

For short-circuit protection feature only, connect IWRN pin to GND and select R_{ISCP} resistor as per セクション 9.3.4.

For overcurrent protection feature only, connect ISCP pin to CS– pin directly and select R_{IWRN} resistor as per 式 6.

In case of overcurrent or short-circuit event, TPS48111-Q1 controller turns off main FET by pulling PD low but state of pre-charge FET drive (G) is not changed.

9.3.3.1 Overcurrent Protection With Auto-Retry

The C_{TMR} programs the over current protection delay (t_{OC}) and auto-retry time (t_{RETRY}). Once the voltage across CS+ and CS- exceeds the set point, the C_{TMR} starts charging with 82- μ A pull-up current. After the C_{TMR} charges up to $V_{(TMR_FLT)}$, $\overline{FLT_I}$ asserts low providing warning on impending FET turn OFF. After C_{TMR} charges to $V_{(TMR_OC)}$, PD pulls low to SRC turning OFF the FET. Post this event, the auto-retry behavior starts. The C_{TMR} capacitor starts discharging with 2.5-uA pulldown current. After the voltage reaches $V_{(TMR_LOW)}$ level, the capacitor starts charging with 2.5-uA pullup. After 32 charging-discharging cycles of C_{TMR} the FET turns ON back and $\overline{FLT_I}$ de-asserts after de-assertion delay of 260 μ s.

Use \pm 7 to calculate the C_{TMR} capacitor to be connected across TMR and GND.

$$C_{\text{TMR}} = \frac{I_{\text{TMR}} \times t_{\text{OC}}}{1.2} \tag{7}$$

Where, I_{TMR} is internal pull-up current of 82-µA, t_{OC} is desired overcurrent response time.

Use \pm 8 to calculate the T_{FLT I} duration.

$$T_{\text{FLT}_\text{I}} = \frac{1.1 \times C_{\text{TMR}}}{82 \,\mu} \tag{8}$$

Where, T_{FLT I} is the FLT_I assertion delay.

The auto-retry time can be computed as, $t_{RETRY} = 22.7 \times 10^6 \times C_{TMR}$

If the overcurrent pulse duration is below t_{OC} then the FET remains ON and C_{TMR} gets discharged using internal pull down switch.




図 9-10. Overcurrent Protection With Auto-Retry

9.3.3.2 Overcurrent Protection With Latch-Off

Connect an approximately $100-k\Omega$ resistor across C_{TMR} as shown in \boxtimes 9-11. With this resistor, during the charging cycle, the voltage across C_{TMR} gets clamped to a level below $V_{(TMR_OC)}$ resulting in a latch-off behavior.

Use $\gtrsim 9$ to calculate C_{TMR} capacitor to be connected between TMR and GND for $R_{TMR} = 100$ -k Ω .

$$C_{\text{TMR}} = \frac{t_{\text{OC}}}{R_{\text{TMR}} \times \ln\left(\frac{1}{1 - \frac{1.2}{R_{\text{TMR}} \times I_{\text{TMR}}}}\right)}$$
(9)

Where, I_{TMR} is internal pull-up current of 82-µA, t_{OC} is desired overcurrent response time.

Toggle INP or EN/UVLO (below $V_{(ENF)}$) or power cycle VS below $V_{(VS_PORF)}$ to reset the latch. At low edge, the timer counter is reset and C_{TMR} is discharged. PU pulls up to BST when INP is pulled high.






図 9-11. Overcurrent Protection With Latch-Off

9.3.4 Short-Circuit Protection

Connect a resistor, R_{ISCP} as shown in \boxtimes 9-12.

Use $\not \equiv 10$ to calculate the required R_{ISCP} value.

$$R_{\rm ISCP}\left(\Omega\right) = \frac{I_{\rm SC} \times R_{\rm SNS}}{15.6\,\mu} - 600\tag{10}$$

Where, R_{SNS} is the current sense resistor, and I_{SC} is the desired short-circuit protection level. After the current exceeds the I_{SC} threshold then, PD pulls low to SRC within 1.2 μs in TPS48111-Q1 and 4 μs in TPS48110-Q1, protecting the FET. FLT_I asserts low at the same time. Subsequent to this event, the charge and discharge cycles of C_{TMR} starts similar to the behavior post FET OFF event in the over current protection scheme.

Latch-off can also achieved in the similar way as explained in the overcurrent protection scheme.

注

Connect IWRN pin to GND if only short-circuit protection is required. R_{ISCP} resistor can be selected as per セクション 9.3.4.

9.3.5 Analog Current Monitor Output (IMON)

TPS4811x-Q1 features an accurate analog load current monitor output (IMON) with adjustable gain. The current source at IMON terminal is configured to be proportional to the current flowing through the R_{SNS} current sense resistor. This current can be converted to a voltage using a resistor R_{IMON} from IMON terminal to GND terminal. This voltage, computed using $\frac{1}{1}$, can be used as a means of monitoring current flow through the system.

Use \pm 11 to calculate the $V_{(IMON)}$.

$$V_{(IMON)} = (V_{SNS} + V_{(OS\ SET)}) \times Gain$$
 (11)

Where V_{SNS} = I_LOAD × R_{SNS} and $V_{(OS_SET)}$ is the input referred offset (± 200 μ V) of the current sense amplifier (V_{SNS} to $V_{(IMON)}$ scaling). Use the following equation to calculate gain.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



$$Gain = \frac{0.9 \times R_{\text{IMON}}}{R_{\text{SET}}}$$
 (12)


Where 0.9 is the current mirror factor between the current sense amplifier and the IMON pass FET.

The maximum voltage range for monitoring the current $(V_{(IMONmax)})$ is limited to minimum($[V_{(VS)} - 0.5V]$, 5.5V) to ensure linear output. This puts limitation on maximum value of R_{IMON} resistor. The IMON pin has an internal clamp of 6.5 V (typical).

Accuracy of the current mirror factor is $< \pm 1\%$. Use the following equation to calculate the overall accuracy of $V_{(IMON)}$.

$$\% V_{\text{(IMON)}} = \frac{V_{\text{(OS_SET)}}}{V_{\text{SNS}}} \times 100 \tag{13}$$

☑ 9-12 shows external connections and simplified block diagram of current sensing and overcurrent protection implementation.



☑ 9-12. Current sensing and Overcurrent protection

9.3.6 Overvoltage (OV) and Undervoltage Protection (UVLO)

TPS4811x-Q1 has an accurate undervoltage protection (< ±2 %) using EN/UVLO pin.

TPS48110-Q1 has an accurate overvoltage protection (< ± 2 %), providing robust load protection. Connect a resistor ladder as shown in \boxtimes 9-13 for undervoltage and overvoltage protection threshold programming.






図 9-13. Programming Overvoltage and Undervoltage Protection Threshold

9.3.7 Device Functional Mode (Shutdown Mode)

The TPS4811x-Q1 has two modes of operation. Active mode and low IQ shutdown mode. If the EN/UVLO pin voltage is greater than the rising threshold, then the device is in active mode. In active state the internal charge pump is enabled, gate drivers and all the protection and diagnostic features are enabled.

If the EN/UVLO voltage is pulled $< V_{(ENF)}$, the device enters into low IQ shutdown mode. In this mode, the charge pump, gate drivers and all the protection features are disabled. The external FETs turn OFF. The TPS4811x-Q1 consumes low IQ of 1.6 μ A (typical) in this mode.

9.3.8 Remote Temperature sensing and Protection (DIODE)

The device features an integrated remote temperature sensing, protection and dedicated fault output. In TPS4811x-Q1, remote temperature measurement is done by using external transistor in diode configuration. Connect the DIODE pin of TPS4811x-Q1 to the collector and base of an MMBT3904 BJT. The temperature is calculated internally based on difference of measured diode voltages at two test currents.

In TPS48110-Q1, after the sensed temperature reaches 135°C, the device pulls PD low to SRC, turning off the external FET and asserts FLT_T low. After the temperature reduces to 115°C, an internally fixed auto-retry cycle of 512 ms commences. FLT_T de-asserts and the external FET turns ON after the retry duration of 512 ms is lapsed.

In TPS48111-Q1, after the sensed temperature crosses 135°C, PD and G get pulled low to SRC. After the TSD hysteresis, PU and G stays latched OFF. Latch gets reset by toggling EN/UVLO below $V_{(ENF)}$ or by power cycling VS below $V_{(VS\ PORF)}$.

☑ 9-14 shows simplified block diagram of TPS4811x-Q1 DIODE based remote temperature sensing.





図 9-14. DIODE based Remote Temperature Sensing Block Diagram

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.3.9 Output Reverse Polarity Protection

The TPS4811x-Q1 withstands output reverse voltages down to -30 V. With INP low, PD is pulled low to SRC and keeps the external FET OFF even with output (SRC) voltage at negative levels preventing high current flow and protecting the main FET. Refer to \boxtimes 9-15 and \boxtimes 9-16 for test waveforms.



9.3.10 TPS4811x-Q1 as a Simple Gate Driver

☑ 9-17 shows application schematics of TPS4811x-Q1 as a simple gate driver in load disconnect switch as well as back-to-back FETs driving topologies. The protection features like two- level overcurrent protection, overvoltage protection, and overtemperature protection are disabled.




図 9-17. Connection Diagram of TPS48110-Q1 for Simple Gate Driver Design

10 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TPS4811x-Q1 family is a 100-V smart high side driver with protection and diagnostics. The TPS4811x-Q1 device controls external N-channel MOSFETs and its drive architecture is suitable to drive back-to-back N-Channel MOSFETs. The strong gate 3.7-A peak source and 4-A peak sink capabilities enable switching parallel MOSFETs in high current applications such as circuit breaker in Powertrain (DC/DC converter), Battery Management System, Electric Power Steering, and driving PTC heater loads etc. The TPS4811x-Q1 device provides two-level adjustable overcurrent protection with adjustable circuit breaker timer, fast short-circuit protection, accurate analog current monitor output, and remote overtemperature protection.

The variant TPS48111-Q1 features a separate pre-charge driver (G) with independent control input (INP_G). This feature enables system designs that need to pre-charge the large output capacitance before turning ON the main power path.

The following design procedure can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool *TPS4811-Q1 Design Calculator* is available in the web product folder.

10.2 Typical Application: Driving HVAC PTC Heater Load on KL40 Line in Power Distribution Unit




図 10-1. Typical Application Schematic: Driving HVAC PTC Heater

Product Folder Links: TPS4811-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10.2.1 Design Requirements

表 10-1 shows the design parameters for this application example.

表 10-1. Design Parameters

PARAMETER	VALUE
Typical input voltage, V _{IN}	48 V
Undervoltage lockout set point, VIN _{UVLO}	24 V
OV set point, VIN _{OVP}	58 V
Maximum load current, I _{OUT}	12 A
Overcurrent protection threshold, I _{OC}	15 A
Short-circuit protection threshold, I _{SC}	20 A
Fault timer period (t _{OC})	1 ms
Fault response	Auto-retry
Load resistance, R _{LOAD}	4 ± 0.2 Ω
Load switching frequency, F _{SW}	100 Hz

10.2.2 Detailed Design Procedure

Selection of Current Sense Resistor, R_{SNS}

The recommended range of the overcurrent protection threshold voltage, $V_{(SNS_WRN)}$, extends from 10 mV to 200 mV. Values near the low threshold of 10 mV can be affected by the system noise. Values near the upper threshold of 200 mV can cause high power dissipation in the current sense resistor. To minimize both the concerns, 25 mV is selected as the overcurrent protection threshold voltage. The current sense resistor, R_{SNS} can be calculated using $\not\equiv$ 14.

Rsns =
$$\frac{V_{(SNS-WRN)}}{Ioc} = \frac{25 \text{ mV}}{15 \text{ A}} = 1.66 \text{ m}\Omega$$
 (14)

The next smaller available sense resistor 1.5 m Ω , 1% is chosen.

Selection of Scaling Resistor, R_{SET}

 R_{SET} is the resistor connected between VS and CS+ pins. This resistor scales the overcurrent protection threshold voltage and coordinates with R_{IWRN} and R_{IMON} to determine the overcurrent protection threshold and current monitoring output. The recommended range of R_{SET} is 50 Ω –100 Ω .

 R_{SET} is selected as 100 Ω , 1% for this design example.

Programming the Overcurrent Protection Threshold – R_{IWRN} Selection

The R_{IWRN} sets the overcurrent protection (circuit breaker detection) threshold, whose value can be calculated using \pm 15.

$$R_{IWRN} (\Omega) = \frac{11.9 \times R_{SET}}{R_{SNS} \times I_{OC}}$$
(15)

Product Folder Links: TPS4811-Q1

To set 15 A as overcurrent protection threshold, R_{IWRN} value is calculated to be 52.88 k Ω .

Choose the closest available standard value: 54 kΩ, 1%

Programming the Short-Circuit Protection Threshold – R_{ISCP} Selection

The R_{ISCP} sets the short-circuit protection threshold, whose value can be calculated using \pm 16.

$$R_{\rm ISCP}\left(\Omega\right) = \frac{I_{\rm SC} \times R_{\rm SNS}}{15.6\,\mu} - 600\tag{16}$$

To set 20 A as short-circuit protection threshold, R_{ISCP} value is calculated to be 1.32 k Ω .

Choose the closest available standard value: $1.3 \text{ k}\Omega$, 1%.

In case where large di/dt is involved, the system and layout parasitic inductances can generate large differential signal voltages between ISCP and CS- pins. This action can trigger false short-circuit protection and nuisance trips in the system. To overcome such scenario, TI recommends to add filter capacitor of 1 nF across ISCP and CS- pins close to the device. Because nuisance trips are dependent on the system and layout parasitics, TI recommends to test the design in a real system and tweaked as necessary.

Programming the Fault timer Period – C_{TMR} Selection

For the design example under discussion, overcurrent transients are allowed for 1-ms duration. This blanking interval, t_{OC} (or circuit breaker interval, t_{CB}) can be set by selecting appropriate capacitor C_{TMR} from TMR pin to ground. The value of C_{TMR} to set 1 ms for t_{OC} can be calculated using \pm 17.

$$C_{\text{TMR}} = \frac{82 \,\mu \times t_{\text{OC}}}{1.2} = 68.33 \,\text{nF} \tag{17}$$

Choose closest available standard value: 68 nF, 10%.

Selection of MOSFET, Q1

For selecting the MOSFET Q_1 , important electrical parameters are the maximum continuous drain current I_D , the maximum drain-to-source voltage $V_{DS(MAX)}$, the maximum drain-to-source voltage $V_{GS(MAX)}$, and the drain-to-source ON resistance R_{DSON} .

The maximum continuous drain current, ID, rating must exceed the maximum continuous load current.

The maximum drain-to-source voltage, $V_{DS(MAX)}$, must be high enough to withstand the highest voltage seen in the application. Considering 60 V as the maximum application voltage, MOSFETs with V_{DS} voltage rating of 80 V is suitable for this application.

The maximum V_{GS} TPS4811-Q1 can drive is 13 V, so a MOSFET with 15-V minimum V_{GS} rating must be selected.

To reduce the MOSFET conduction losses, lowest possible R_{DS(ON)} is preferred.

Based on the design requirements, IPB160N08S4-03ATMA1 is selected and its ratings are:

- 80-V V_{DS(MAX)} and ±20-V V_{GS(MAX)}
- $R_{DS(ON)}$ is 2.6-m Ω typical at 10-V V_{GS}
- MOSFET Q_{q(total)} is 86 nC

Selection of Bootstrap Capacitor, C_{BST}

The internal charge pump charges the external bootstrap capacitor (connected between BST and SRC pins) with approximately 100 μ A. In case of switching applications, the BST must be powered externally from V_{AUX} supply (ranging between 8.1 V to 15 V) through a low-leakage silicon diode such as CMHD3595 or BAT46WH,115 to avoid collapsing the BST-SRC supply. This need is determined by the value of the switching frequency and MOSFET gate charge.

The maximum possible frequency without external supply is given by 式 18.

$$F_{SW,max} = \frac{I_{(BST)}}{2 \times Q_{g(total)}} = 581 \text{ Hz}$$
(18)

As the present application is switched at 100 Hz, external supply is not required. Use the following equation to calculate the minimum required value of the bootstrap capacitor for driving two parallel BUK7S0R5-40HJ MOSFETs.

$$C_{BST} = \frac{Q_g(total)}{1 \text{ V}} = 380 \text{ nF}$$
 (19)

Choose closest available standard value: 470 nF, 10 %.

Setting the Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage set point are adjusted using an external voltage divider network of R_1 , R_2 and R_3 connected between VS, EN/UVLO, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving $\stackrel{\sim}{\to}$ 20 and $\stackrel{\sim}{\to}$ 21.

$$V_{(OVR)} = \frac{R_3}{(R_1 + R_2 + R_3)} \times VIN_{OVP}$$
(20)

$$V_{(UVLOR)} = \frac{R_2 + R_3}{(R_1 + R_2 + R_3)} \times VIN_{UVLO}$$
(21)

For minimizing the input current drawn from the power supply, TI recommends to use higher values of resistance for R_1 , R_2 and R_3 . However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, $I(R_{123})$ must be chosen to be 20 times greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVR)}$ = 1.18 V and $V_{(UVLOR)}$ = 1.18 V. From the design requirements, VIN_{OVP} is 58 V and VIN_{UVLO} is 24 V. To solve the equation, first choose the value of R₁ = 470 kΩ and use $\stackrel{1}{\not\sim}$ 21 to solve for (R₂ + R₃) = 24.3 kΩ. Use $\stackrel{1}{\not\sim}$ 20 and value of (R₂ + R₃) to solve for R₃ = 10.1 kΩ and finally R₂ = 14.2 kΩ. Choose the closest standard 1 % resistor values: R₁ = 470 kΩ, R₂ = 14.3 kΩ, and R₃ = 10.2 kΩ.

Choosing the Current Monitoring Resistor, R_{IMON}

Voltage at IMON pin $V_{(IMON)}$ is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The R_{IMON} must be selected based on the maximum load current and the input voltage range of the ADC used. R_{IMON} is set using \pm 22.

$$V_{(IMON)} = \left(V_{SNS} + V_{(OS_SET)}\right) \times \frac{0.9 \times R_{IMON}}{R_{SET}}$$
 (22)

Where $V_{SNS} = I_{OC} \times R_{SNS}$ and $V_{(OS\ SET)}$ is the input referred offset (± 200 μ V) of the current sense amplifier.

For I_{OC} = 15 A and considering the operating range of ADC to be 0 V to 3.3 V (for example, $V_{(IMON)}$ = 3.3 V), R_{IMON} can be calculated as


$$R_{\text{IMON}} = \frac{V_{\text{(IMON)}} \times R_{\text{SET}}}{\left(V_{\text{SNS}} + V_{\text{(OS SET)}}\right) \times 0.9} = 16.52 \text{ k}\Omega$$
 (23)




Selecting R_{IMON} value less than shown in $\not \equiv 23$ ensures that ADC limits are not exceeded for maximum value of load current. Choose the closest available standard value: 16.5 k Ω , 1%.



10.2.3 Application Curves









10.3 Typical Application: Driving B2B FETs With Pre-charging the Output Capacitance




図 10-14. Typical Application Schematic: Driving DC-DC Converter Loads in Powertrain

10.3.1 Design Requirements

表 10-2 shows the design parameters for this application example.

表 10-2. Design Parameters

PARAMETER	VALUE
Typical input voltage, V _{IN}	48 V
Undervoltage lockout set point, VIN _{UVLO}	24 V
Maximum load current, I _{OUT}	40 A
Overcurrent protection threshold, I _{OC}	50 A
Short-circuit protection threshold, I _{SC}	60 A
Fault timer period (t _{OC})	1 ms
Fault response	Latch-off
Load capacitance, C _{OUT}	400 μF
Inrush current limit, I _{inrush}	500 mA

10.3.2 External Component Selection

By following similar design procedure as outlined in *Detailed Design Procedure*, the external component values are calculated as below:

- $R_{SNS} = 500 \mu\Omega$
- R_{SET} = 100 Ω
- R_{IWRN} = 47 k Ω to set 50 A as overcurrent protection threshold
- R_{ISCP} = 1.4 k Ω to set 60 A as short-circuit protection threshold

- C_{TMR} = 68 nF to set 1 ms circuit breaker time
- R_1 and R_2 are selected as 470 k Ω and 24.9 k Ω respectively to set VIN undervoltage lockout threshold at 24 V
- R_{IMON} = 15 k Ω to limit maximum $V_{(IMON)}$ voltage to 3.3 V at full-load current of 50 A
- To reduce conduction losses, IAUS300N08S5N012 MOSFET is selected. Two FETs are used in parallel for control and another two FETs are used in parallel for reverse current blocking
 - 80-V $V_{DS(MAX)}$ and ± 20 -V $V_{GS(MAX)}$
 - $R_{DS(ON)}$ is 1-m Ω typical at 10-V V_{GS}
 - Q_q of each MOSFET is 231 nC
- $C_{BST} = (4 \times Q_a) / 1 V = 1 \mu F$

Selection of Pre-Charge Resistor

The value of pre-charge resistor must be selected to limit the inrush current to l_{inrush} as per 式 24.

$$R_{\text{pre-ch}} = \frac{V_{\text{IN}}}{I_{\text{inrush}}} = 96 \Omega \tag{24}$$

The power rating of the pre-charge resistor is decided by the average power dissipation given by 式 25.

$$P_{\text{avg}} = \frac{E_{\text{pre-ch}}}{T_{\text{pre-ch}}} = \frac{0.5 \times C_{\text{OUT}} \times V_{\text{IN}}^2}{5 \times R_{\text{pre-ch}} \times C_{\text{OUT}}} = 2.4 \text{ W}$$
(25)

The peak power dissipation in the pre-charge resistor is given by ± 26 .

$$P_{\text{peak}} = \frac{V_{\text{IN}}^2}{R_{\text{pre-ch}}} = 24 \text{ W}$$
(26)


Two 220- Ω , 1.5-W, 5% CRCW2512220RJNEGHP resistors are used in parallel to support both average and peak power dissipation.

TI suggests the designer to share the entire power dissipation profile of pre-charge resistor with the resistor manufacturer and get their recommendation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10.3.3 Application Curves



10.4 Power Supply Recommendations

When the external MOSFETs turn OFF during the conditions such as INP control, overvoltage cutoff, overcurrent protection causing an interruption of the current flow, the input parasitic line inductance generates a positive voltage spike on the input and output parasitic inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Use of a TVS diode and input capacitor filter combination across input to and GND to absorb the energy and dampen the positive transients.
- Use of a diode or a TVS diode across the output and GND to absorb negative spikes.

The TPS4811-Q1 gets powered from the VS pin. Voltage at this pin must be maintained above $V_{(VS_PORR)}$ level to ensure proper operation. If the input power supply source is noisy with transients, then TI recommends to place a R_{VS} - C_{VS} filter between the input supply line and VS pin to filter out the supply noise. TI recommends R_{VS} value around 100 Ω .

In case where large di/dt is involved, the system and layout parasitic inductances can generate large differential signal voltages between ISCP and CS- pins. This action can trigger false short-circuit protection and nuisance

Product Folder Links: TPS4811-Q1



trips in the system. To overcome such scenario, TI recommends to add filter capacitor of 1 nF (C_{SCP}) across ISCP and CS- pins close to the device. Because nuisance trips are dependent on the system and layout parasitics, TI recommends to test the design in a real system and tweaked as necessary.

The following figure shows the circuit implementation with optional protection components.




図 10-18. Circuit Implementation With Optional Protection Components for TPS4811-Q1

10.5 Layout

10.5.1 Layout Guidelines

- The sense resistor (R_{SNS}) must be placed close to the TPS4811x-Q1 and then connect R_{SNS} using the Kelvin techniques. Refer to Choosing the Right Sense Resistor Layout for more information on the Kelvin techniques.
- For all the applications, TI recommends a 0.1 μF or higher value ceramic decoupling capacitor between VS terminal and GND. Consider adding RC network at the supply pin (VS) of the controller to improve decoupling against the power line disturbances.
- The high current path from the board's input to the load, and the return path, must be parallel and close to each other to minimize loop inductance.
- The external MOSFETs must be placed close to the controller such that the GATE of the MOSFETs are close to PU/PD pins to form short GATE loop. Consider adding a place holder for a resistor in series with the Gate of each external MOSFET to damp high frequency oscillations if need arises.
- Place a TVS diode at the input to clamp the voltage transients during hot-plug and fast turn-off events.
- The external boot-strap capacitor must be placed close to BST and SRC pins to form very short loop.
- The ground connections for the various components around the TPS4811x-Q1 must be connected directly to each other, and to the TPS4811x-Q1's GND, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line.
- The DIODE pin sources current to measure the temperature. TI recommends BJT MMBT3904 to use as a
 remote temperature sense element. Take care in the PCB layout to keep the parasitic resistance between the
 DIODE pin and the MMBT3904 low so as not to degrade the measurement. In addition, TI recommends to
 make a Kelvin connection from the emitter of the MMBT3904 to the GND of the part to ensure an accurate
 measurement. Additionally, a small 1000 pF bypass capacitor must be placed in parallel with the MMBT3904
 to reduce the effects of noise.


Product Folder Links: TPS4811-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



10.5.2 Layout Example






図 10-19. Typical PCB Layout Example With TPS48110-Q1 With B2B MOSFETs



11 Device and Documentation Support

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 14-Mar-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS48110AQDGXRQ1	ACTIVE	VSSOP	DGX	19	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2UZS	Samples
TPS48111LQDGXRQ1	ACTIVE	VSSOP	DGX	19	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2XXS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Mar-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Dec-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS48110AQDGXRQ1	VSSOP	DGX	19	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
TPS48111LQDGXRQ1	VSSOP	DGX	19	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1

www.ti.com 31-Dec-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS48110AQDGXRQ1	VSSOP	DGX	19	5000	356.0	356.0	35.0
TPS48111LQDGXRQ1	VSSOP	DGX	19	5000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.

 4. No JEDEC registration as of July 2021.

 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated