

TPS51916 DDR2、DDR3、DDR3L、DDR4 用の完全なメモリ電源ソリューション

同期整流降圧コントローラ、2A LDO、バッファ付き基準電圧

1 特長

- 同期整流降圧コントローラ(VDDQ)
 - 変換電圧範囲: 3V~28V
 - 出力電圧範囲: 0.7V~1.8V
 - 0.8% の V_{REF} 精度
 - 制御アーキテクチャを選択可能
 - D-CAP™モードでの高速過渡応答
 - D-CAP2™モードではセラミック出力コンデンサに対応
 - 300kHz、400kHz、500kHz、670kHz のスイッチング周波数を選択可能
 - 自動スキップ機能により軽負荷と重負荷の両方で効率を最適化
 - S4/S5 状態のソフト・オフに対応
 - OCL、OVP、UVP、UVLO 保護機能
 - パワー・グッド出力
- 2A LDO (VTT)、バッファ付き基準電圧 (VTTREF)
 - 2A (ピーク) のシンクおよびソース電流
 - 低ノイズ、バッファ付きの 10mA VTTREF 出力
 - 0.8% VTTREF、20mV VTT 精度
 - 高インピーダンス (S3) およびソフト・オフ (S4、S5) に対応
- サーマル・シャットダウン
- 20 ピン、3mm x 3mm の QFN パッケージ
- WEBENCH デザインを作成

2 アプリケーション

- メモリ用電源: DDR2、DDR3、DDR3L、DDR4
- 終端: SSTL_18、SSTL_15、SSTL_135、HSTL

3 概要

TPS51916 デバイスは、DDR2、DDR3、DDR3L、DDR4 メモリ・システム用の完全な電源を、最低限の総コストと最小限の容積で実現します。同期整流降圧レギュレータ・コントローラ (VDDQ) と、2A シンクおよび 2A ソースのトラッキング LDO (VTT) およびバッファ付きの低ノイズ基準電圧 (VTTREF) が内蔵されています。


このデバイスには 2 つのモードがあります。D-CAP™ モードでは、300kHz または 400kHz の周波数と組み合わせることで、使いやすさと高速な過渡応答を実現し、D-CAP2™ モードでは、500kHz または 670kHz の周波数と組み合わせることで、外部補償回路を使わずにセラミック出力コンデンサに対応します。VTTREF は、VDDQ/2 を 0.8% という非常に優れた精度でトラッキングします。VTT は 2A シンクおよび 2A ソースのピーク電流能力を持ち、10 μ F のセラミック容量のみで動作します。専用の LDO 電源入力を利用可能です。

製品情報⁽¹⁾

| 型番 | パッケージ | 本体サイズ(公称) |
|----------|----------|-----------|
| TPS51916 | QFN (20) | 3mmx3mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

アプリケーション概略



目次

| | | | | | |
|----------|--|-----------|-----------|---|-----------|
| 1 | 特長 | 1 | 8.3 | Feature Description | 17 |
| 2 | アプリケーション | 1 | 8.4 | Device Functional Modes | 21 |
| 3 | 概要 | 1 | 8.5 | D-CAP2™ Mode Operation | 23 |
| 4 | 改訂履歴 | 2 | 9 | Application and Implementation | 24 |
| 5 | 概要 (続き) | 3 | 9.1 | Application Information | 24 |
| 6 | Pin Configuration and Functions | 4 | 10 | Power Supply Recommendations | 29 |
| 7 | Specifications | 5 | 11 | Layout | 29 |
| 7.1 | Absolute Maximum Ratings | 5 | 11.1 | Layout Guidelines | 29 |
| 7.2 | ESD Ratings | 5 | 11.2 | Layout Example | 32 |
| 7.3 | Recommended Operating Conditions | 6 | 12 | デバイスおよびドキュメントのサポート | 33 |
| 7.4 | Thermal Information | 6 | 12.1 | ドキュメントの更新通知を受け取る方法 | 33 |
| 7.5 | Electrical Characteristics | 7 | 12.2 | コミュニティ・リソース | 33 |
| 7.6 | Typical Characteristics | 10 | 12.3 | 商標 | 33 |
| 8 | Detailed Description | 16 | 12.4 | 静電気放電に関する注意事項 | 33 |
| 8.1 | Overview | 16 | 12.5 | Glossary | 33 |
| 8.2 | Functional Block Diagram | 16 | 13 | メカニカル、パッケージ、および注文情報 | 33 |

4 改訂履歴

Revision E (August 2016) から Revision F に変更 Page

- Changed *VLDOIN discharge current* test condition from "Non-tracking" to "Tracking" in [Electrical Characteristics](#) table [7](#)

Revision D (June 2012) から Revision E に変更 Page

- 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「ドキュメントの更新通知を受け取る方法」セクション、「コミュニティ・リソース」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加
- Changed Minimum S3 or S5 high-level voltage from "1.8 V" to "1.5 V" in [Electrical Characteristics](#) table


Revision C (March 2012) から Revision D に変更 Page

- Added clarity to
- Added more information to [VTT and VTTREF](#) section.
- Added clarity to [Figure 38](#).....

5 概要 (続き)

また、このデバイスは電源性能が非常に優れています。柔軟な電力状態制御があり、S3 では VTT を高インピーダンスにし、S4 または S5 状態では VDDQ、VTT、VTTREF を放電します (ソフト・オフ)。プログラム可能な OCL とローサイド MOSFET $R_{DS(on)}$ センシング、OVP、UVP、UVLO、サーマル・シャットダウン保護機能も利用できます。

6 Pin Configuration and Functions



Pin Functions

| PIN | | I/O | DESCRIPTION |
|-------------|-----|-----|--|
| NAME | NO. | | |
| DRVH | 14 | O | High-side MOSFET gate driver output. |
| DRVH | 11 | O | Low-side MOSFET gate driver output. |
| GND | 7 | – | Signal ground. |
| MODE | 19 | I | Connect resistor to GND to configure switching frequency, control mode and discharge mode. (See Table 2) |
| PGND | 10 | – | Gate driver power ground. $R_{DS(on)}$ current sensing input(+). |
| PGOOD | 20 | O | Powergood signal open drain output. PGOOD goes high when VDDQ output voltage is within the target range. |
| REFIN | 8 | I | Reference input for VDDQ. Connect to the midpoint of a resistor divider from VREF to GND. Add a capacitor for stable operation. |
| SW | 13 | I/O | High-side MOSFET gate driver return. $R_{DS(on)}$ current sensing input(-). |
| S3 | 17 | I | S3 signal input. (See Table 1) |
| S5 | 16 | I | S5 signal input. (See Table 1) |
| TRIP | 18 | I | Connect resistor to GND to set OCL at $V_{TRIP}/8$. Output 10- μ A current at room temperature, $T_C = 4700$ ppm/ $^{\circ}$ C. |
| VBST | 15 | I | High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from the VBST pin to the SW pin. |
| VDDQSNS | 9 | I | VDDQ output voltage feedback. Reference input for VTTREF. Also serves as power supply for VTTREF. |
| VLDOIN | 2 | I | Power supply input for VTT LDO. Connect VDDQ in typical application. |
| VREF | 6 | O | 1.8-V reference output. |
| VTT | 3 | O | VTT 2-A LDO output. Need to connect at least 10 μ F of capacitance for stability. |
| VTTGND | 4 | – | Power ground for VTT LDO. |
| VTTREF | 5 | O | Buffered VTT reference output. Need to connect 0.22 μ F or larger capacitance for stability. |
| VTTSENS | 1 | I | VTT output voltage feedback. |
| V5IN | 12 | I | 5-V power supply input for internal circuits and MOSFET gate drivers. |
| Thermal pad | – | – | Thermal pad. Connect directly to system GND plane with multiple vias. |

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------------------------|--------------------------|------|-----|------|
| Input voltage ⁽²⁾ | VBST | -0.3 | 36 | V |
| | VBST ⁽³⁾ | -0.3 | 6 | |
| | SW | -5 | 30 | |
| | VLDOIN, VDDQSNS, REFIN | -0.3 | 3.6 | |
| | VTTSENS | -0.3 | 3.6 | |
| | PGND, VTTGND | -0.3 | 0.3 | |
| | V5IN, S3, S5, TRIP, MODE | -0.3 | 6 | |
| Output voltage ⁽²⁾ | DRVH | -5 | 36 | V |
| | DRVH ⁽³⁾ | -0.3 | 6 | |
| | VTTREF, VREF | -0.3 | 3.6 | |
| | VTT | -0.3 | 3.6 | |
| | DRVL | -0.3 | 6 | |
| | PGOOD | -0.3 | 6 | |
| Junction temperature, T _J | | | 125 | °C |
| Storage temperature, T _{STG} | | -55 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.
- (3) Voltage values are with respect to the SW terminal.

7.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1500 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|----------------|---|------|-----|------|------|
| Supply voltage | V5IN | 4.5 | | 5.5 | V |
| Input voltage | VBST | -0.1 | | 33.5 | V |
| | VBST | -0.1 | | 5.5 | |
| | SW | -3 | | 28 | |
| | SW | -4.5 | | 28 | |
| | VLDOIN, VDDQSNS, REFIN | -0.1 | | 3.5 | |
| | VTTSENS | -0.1 | | 3.5 | |
| | PGND, VTTGND | -0.1 | | 0.1 | |
| Output voltage | S3, S5, TRIP, MODE | -0.1 | | 5.5 | V |
| | DRVH | -3 | | 33.5 | |
| | DRVH-SW | -0.1 | | 5.5 | |
| | DRVH (less than 30% of repetitive period) | -4.5 | | 33.5 | |
| | VTTREF, VREF | -0.1 | | 3.5 | |
| | VTT | -0.1 | | 3.5 | |
| | DRVL | -0.1 | | 5.5 | |
| PGOOD | -0.1 | | 5.5 | | |
| T _A | Ambient temperature | -40 | | 85 | °C |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TPS51916 | UNIT |
|-------------------------------|--|-----------|------|
| | | RUK (QFN) | |
| | | 20 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 94.1 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 58.1 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 64.3 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 31.8 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 58.0 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | 5.9 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over operating free-air temperature range, $V_{V5IN} = 5\text{ V}$, VLDOIN is connected to VDDQ output, $V_{MODE} = 0\text{ V}$, $V_{S3} = V_{S5} = 5\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITION | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|--------|-----------------|--------|---------------|
| SUPPLY CURRENT | | | | | | |
| $I_{V5IN(S0)}$ | V5IN supply current, in S0 | $T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 5\text{ V}$ | | 590 | | μA |
| $I_{V5IN(S3)}$ | V5IN supply current, in S3 | $T_A = 25^\circ\text{C}$, No load, $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$ | | 500 | | μA |
| $I_{V5INSDN}$ | V5IN shutdown current | $T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 0\text{ V}$ | | | 1 | μA |
| $I_{VLDOIN(S0)}$ | VLDOIN supply current, in S0 | $T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 5\text{ V}$ | | | 5 | μA |
| $I_{VLDOIN(S3)}$ | VLDOIN supply current, in S3 | $T_A = 25^\circ\text{C}$, No load, $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$ | | | 5 | μA |
| $I_{VLDOINSDN}$ | VLDOIN shutdown current | $T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 0\text{ V}$ | | | 5 | μA |
| VREF OUTPUT | | | | | | |
| V_{VREF} | Output voltage | $I_{VREF} = 30\ \mu\text{A}$, $T_A = 25^\circ\text{C}$ | | 1.8000 | | V |
| | | $0\ \mu\text{A} \leq I_{VREF} < 300\ \mu\text{A}$, $T_A = -10^\circ\text{C}$ to 85°C | 1.7856 | | 1.8144 | |
| | | $0\ \mu\text{A} \leq I_{VREF} < 300\ \mu\text{A}$, $T_A = -40^\circ\text{C}$ to 85°C | 1.7820 | | 1.8180 | |
| $I_{VREFOCL}$ | Current limit | $V_{VREF} = 1.7\text{ V}$ | 0.4 | 0.8 | | mA |
| VTTREF OUTPUT | | | | | | |
| V_{VTTREF} | Output voltage | | | $V_{VDDQSNS}/2$ | | V |
| V_{VTTREF} | Output voltage tolerance to V_{VDDQ} | $ I_{VTTREF} < 100\ \mu\text{A}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$ | 49.2% | | 50.8% | |
| | | $ I_{VTTREF} < 10\ \text{mA}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$ | 49% | | 51% | |
| $I_{VTTREFOCLSRC}$ | Source current limit | $V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTTREF} = 0\text{ V}$ | 10 | 18 | | mA |
| $I_{VTTREFOCLSNK}$ | Sink current limit | $V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTTREF} = 1.8\text{ V}$ | 10 | 17 | | mA |
| $I_{VTTREFDIS}$ | VTTREF discharge current | $T_A = 25^\circ\text{C}$, $V_{S3} = V_{S5} = 0\text{ V}$, $V_{VTTREF} = 0.5\text{ V}$ | 0.8 | 1.3 | | mA |
| VTT OUTPUT | | | | | | |
| V_{VTT} | Output voltage | | | V_{VTTREF} | | V |
| V_{VTTTOL} | Output voltage tolerance to VTTREF | $ I_{VTT} \leq 10\ \text{mA}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | -20 | | 20 | mV |
| | | $ I_{VTT} \leq 1\ \text{A}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | -30 | | 30 | |
| | | $ I_{VTT} \leq 2\ \text{A}$, $1.4\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | -40 | | 40 | |
| | | $ I_{VTT} \leq 1.5\ \text{A}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.4\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | -40 | | 40 | |
| $I_{VTTOCLSRC}$ | Source current limit | $V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTT} = V_{VTTSENS} = 0.7\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | 2 | 3 | | A |
| $I_{VTTOCLSNK}$ | Sink current limit | $V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTT} = V_{VTTSENS} = 1.1\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | 2 | 3 | | A |
| I_{VTTCLK} | Leakage current | $T_A = 25^\circ\text{C}$, $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VTT} = V_{VTTREF}$ | | | 5 | μA |
| $I_{VTTSENSBIAS}$ | VTTSENS input bias current | $V_{S3} = 5\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VTTSENS} = V_{VTTREF}$ | -0.5 | 0.0 | 0.5 | μA |
| $I_{VTTSENSLK}$ | VTTSENS leakage current | $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VTTSENS} = V_{VTTREF}$ | -1 | 0 | 1 | μA |
| I_{VTTDIS} | VTT Discharge current | $T_A = 25^\circ\text{C}$, $V_{S3} = V_{S5} = 0\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTT} = 0.5\text{ V}$, $I_{VTTREF} = 0\ \text{A}$ | | 7.8 | | mA |
| VDDQ OUTPUT | | | | | | |
| $V_{VDDQSNS}$ | VDDQ sense voltage | | | V_{REFIN} | | |
| $V_{VDDQSNSSTOL}$ | VDDQSNS regulation voltage tolerance to REFIN | $T_A = 25^\circ\text{C}$ | -3 | | 3 | mV |
| $I_{VDDQSNS}$ | VDDQSNS input current | $V_{VDDQSNS} = 1.8\text{ V}$ | | 39 | | μA |
| I_{REFIN} | REFIN input current | $V_{REFIN} = 1.8\text{ V}$ | -0.1 | 0.0 | 0.1 | μA |
| $I_{VDDQDIS}$ | VDDQ discharge current | $V_{S3} = V_{S5} = 0\text{ V}$, $V_{VDDQSNS} = 0.5\text{ V}$, MODE pin pulled down to GND through 47 k Ω (Non-tracking) | | 12 | | mA |
| $I_{VLDOINDIS}$ | VLDOIN discharge current | $V_{S3} = V_{S5} = 0\text{ V}$, $V_{VDDQSNS} = 0.5\text{ V}$, MODE pin pulled down to GND through 100 k Ω (Tracking) | | 1.2 | | A |

Electrical Characteristics (continued)

over operating free-air temperature range, $V_{V5IN} = 5\text{ V}$, VLDOIN is connected to VDDQ output, $V_{MODE} = 0\text{ V}$, $V_{S3} = V_{S5} = 5\text{ V}$ (unless otherwise noted)

| PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT | | |
|--|--------------------------------|---|------|-------------|----------|---------------|----|
| SWITCH MODE POWER SUPPLY (SMPS) FREQUENCY | | | | | | | |
| f_{SW} | VDDQ switching frequency | $V_{IN} = 12\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$, $R_{MODE} = 100\text{ k}\Omega$ | 300 | | kHz | | |
| | | $V_{IN} = 12\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$, $R_{MODE} = 200\text{ k}\Omega$ | 400 | | | | |
| | | $V_{IN} = 12\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$, $R_{MODE} = 1\text{ k}\Omega$ | 500 | | | | |
| | | $V_{IN} = 12\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$, $R_{MODE} = 12\text{ k}\Omega$ | 670 | | | | |
| $t_{ON(min)}$ | Minimum on-time ⁽¹⁾ | DRVH rising to falling | | 60 | ns | | |
| $t_{OFF(min)}$ | Minimum off-time | DRVH falling to rising | | 200 320 450 | | | |
| VDDQ MOSFET DRIVER | | | | | | | |
| R_{DRVH} | DRVH resistance | Source, $I_{DRVH} = -50\text{ mA}$ | 1.6 | 3.0 | Ω | | |
| | | Sink, $I_{DRVH} = 50\text{ mA}$ | 0.6 | 1.5 | | | |
| R_{DRVL} | DRVL resistance | Source, $I_{DRVL} = -50\text{ mA}$ | 0.9 | 2.0 | | | |
| | | Sink, $I_{DRVL} = 50\text{ mA}$ | 0.5 | 1.2 | | | |
| t_{DEAD} | Dead time | DRVH-off to DRVL-on | 10 | | ns | | |
| | | DRVL-off to DRVH-on | 20 | | | | |
| INTERNAL BOOT STRAP SW | | | | | | | |
| V_{FBST} | Forward voltage | $V_{V5IN-VBST}$, $T_A = 25^\circ\text{C}$, $I_F = 10\text{ mA}$ | | 0.1 | 0.2 | V | |
| I_{VBSTLK} | VBST leakage current | $T_A = 25^\circ\text{C}$, $V_{VBST} = 33\text{ V}$, $V_{SW} = 28\text{ V}$ | | 0.01 | 1.5 | μA | |
| LOGIC THRESHOLD | | | | | | | |
| I_{MODE} | MODE source current | | 14 | 15 | 16 | μA | |
| V_{THMODE} | MODE threshold voltage | MODE 0-1 | 109 | 129 | 149 | mV | |
| | | MODE 1-2 | 235 | 255 | 275 | | |
| | | MODE 2-3 | 392 | 412 | 432 | | |
| | | MODE 3-4 | 580 | 600 | 620 | | |
| | | MODE 4-5 | 829 | 854 | 879 | | |
| | | MODE 5-6 | 1202 | 1232 | 1262 | | |
| | | MODE 6-7 | 1760 | 1800 | 1840 | | |
| V_{IL} | S3 or S5 low-level voltage | | | | 0.5 | V | |
| V_{IH} | S3 or S5 high-level voltage | 1.5 | | | | | |
| V_{IHYST} | S3 or S5 hysteresis voltage | | 0.25 | | | | |
| I_{ILK} | S3 or S5 input leak current | | -1 | 0 | 1 | μA | |
| SOFT START | | | | | | | |
| t_{SS} | VDDQ soft-start time | Internal soft-start time, $C_{VREF} = 0.1\text{ }\mu\text{F}$, S5 rising to $V_{VDDQSNS} > 0.99 \times V_{REFIN}$ | | 1.1 | | ms | |
| PGOOD COMPARATOR | | | | | | | |
| V_{THPG} | VDDQ PGOOD threshold | PGOOD in from higher | 106% | 108% | 110% | | |
| | | PGOOD in from lower | 90% | 92% | 94% | | |
| | | PGOOD out to higher | 114% | 116% | 118% | | |
| | | PGOOD out to lower | 82% | 84% | 86% | | |
| I_{PG} | PGOOD sink current | $V_{PGOOD} = 0.5\text{ V}$ | | 3 | 5.9 | mA | |
| t_{PGDLY} | PGOOD delay time | Delay for PGOOD in | | 0.8 | 1 | 1.2 | ms |
| | | Delay for PGOOD out, with 100 mV over drive | | | 330 | | ns |
| $t_{PGSSDLY}$ | PGOOD start-up delay | $C_{VREF} = 0.1\text{ }\mu\text{F}$, S5 rising to PGOOD rising | | | 2.5 | ms | |

(1) Ensured by design. Not production tested.

Electrical Characteristics (continued)

over operating free-air temperature range, $V_{V5IN} = 5\text{ V}$, VLDOIN is connected to VDDQ output, $V_{MODE} = 0\text{ V}$, $V_{S3} = V_{S5} = 5\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITION | MIN | TYP | MAX | UNIT |
|-------------------------|--|--|------|------|------|-----------------------|
| PROTECTIONS | | | | | | |
| I_{TRIP} | TRIP source current | $T_A = 25^\circ\text{C}$, $V_{TRIP} = 0.4\text{ V}$ | 9 | 10 | 11 | μA |
| T_{CITRIP} | TRIP source current temperature coefficient ⁽¹⁾ | | | 4700 | | ppm/ $^\circ\text{C}$ |
| V_{TRIP} | V_{TRIP} voltage range | | 0.2 | | 3 | V |
| V_{OCL} | Current limit threshold | $V_{TRIP} = 3.0\text{ V}$ | 360 | 375 | 390 | mV |
| | | $V_{TRIP} = 1.6\text{ V}$ | 190 | 200 | 210 | |
| | | $V_{TRIP} = 0.2\text{ V}$ | 20 | 25 | 30 | |
| V_{OCLN} | Negative current limit threshold | $V_{TRIP} = 3.0\text{ V}$ | -390 | -375 | -360 | mV |
| | | $V_{TRIP} = 1.6\text{ V}$ | -210 | -200 | -190 | |
| | | $V_{TRIP} = 0.2\text{ V}$ | -30 | -25 | -20 | |
| V_{ZC} | Zero cross detection offset | | 0 | | | mV |
| V_{UVLO} | V5IN UVLO threshold voltage | Wake-up | 4.2 | 4.4 | 4.5 | V |
| | | Shutdown | 3.7 | 3.9 | 4.1 | |
| V_{OVP} | VDDQ OVP threshold voltage | OVP detect voltage | 118% | 120% | 122% | |
| t_{OVPDLY} | VDDQ OVP propagation delay | With 100 mV over drive | | 430 | | ns |
| V_{UVP} | VDDQ UVP threshold voltage | UVP detect voltage | 66% | 68% | 70% | |
| t_{UVPDLY} | VDDQ UVP delay | | | 1 | | ms |
| $t_{UVPENDLY}$ | VDDQ UVP enable delay | | | 1.2 | | ms |
| V_{OOB} | OOB Threshold voltage | | | 108% | | |
| THERMAL SHUTDOWN | | | | | | |
| T_{SDN} | Thermal shutdown threshold ⁽¹⁾ | Shutdown temperature | | 140 | | $^\circ\text{C}$ |
| | | Hysteresis | | 10 | | |

7.6 Typical Characteristics




Figure 1. V5IN Supply Current vs Junction Temperature




Figure 2. V5IN Shutdown Current vs Junction Temperature




Figure 3. VLDOIN Supply Current vs Junction Temperature




Figure 4. Current Sense Current vs Junction Temperature




Figure 5. OVP/UVP Threshold vs Junction Temperature




Figure 6. VDDQSNS Discharge Current vs Junction Temperature

Typical Characteristics (continued)




Figure 7. VTT Discharge Current vs Junction Temperature




Figure 8. Switching Frequency vs Input Voltage




Figure 9. Switching Frequency vs Input Voltage




Figure 10. Switching Frequency vs Input Voltage




Figure 11. Switching Frequency vs Input Voltage




Figure 12. Switching Frequency vs Load Current

Typical Characteristics (continued)




Figure 13. Switching Frequency vs Load Current




Figure 14. Switching Frequency vs Load Current




Figure 15. Switching Frequency vs Load Current




Figure 16. Load Regulation




Figure 17. Line Regulation




Figure 18. VTTREF Load Regulation

Typical Characteristics (continued)




Figure 19. VTTREF Load Regulation




Figure 20. VTTREF Load Regulation




Figure 21. VTT Load Regulation




Figure 22. VTT Load Regulation




Figure 23. VTT Load Regulation




Figure 24. Efficiency

Typical Characteristics (continued)




Figure 25. 1.5-V Load Transient Response




Figure 26. VTT Load Transient Response




Figure 27. 1.5-V Startup Waveforms




Figure 28. 1.5-V Startup Waveforms (0.5-V Pre-Biased)

Typical Characteristics (continued)




Figure 29. 1.5-V Soft-Stop Waveforms (Tracking Discharge)




Figure 30. 1.5-V Soft-Stop Waveforms (Non-Tracking Discharge)




Figure 31. VDDQ Bode Plot




Figure 32. VTT Bode Plot (Sink)





Figure 33. VTT Bode Plot (Source)

8 Detailed Description

8.1 Overview

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 VDDQ Switch Mode Power Supply Control

The TPS51916 device supports two SMPS control architectures, D-CAP™ mode and D-CAP2™ mode. Both control modes do not require complex external compensation networks and are suitable for designs with small external components counts. The D-CAP™ mode provides fast transient response with appropriate amount of equivalent series resistance (ESR) on the output capacitors. The D-CAP2™ mode is dedicated for a configuration with very low ESR output capacitors such as multi-layer ceramic capacitors (MLCC). For the both modes, an adaptive on-time control scheme is used to achieve pseudo-constant frequency. The TPS51916 device adjusts the on-time (t_{ON}) to be inversely proportional to the input voltage (V_{IN}) and proportional to the output voltage (V_{VDDQ}). This makes a switching frequency fairly constant over the variation of input voltage at the steady state condition. These control modes and switching frequencies are selected by the MODE pin described in Table 2.

8.3.2 VREF and REFIN, VDDQ Output Voltage


The part provides a 1.8-V, $\pm 0.8\%$ accurate, voltage reference from VREF. This output has a 300- μ A (max) current capability to drive the REFIN input voltage through a voltage divider circuit. A capacitor with a value of 0.1- μ F or larger should be attached close to the VREF terminal.

The VDDQ switch-mode power supply (SMPS) output voltage is defined by REFIN voltage, within the range between 0.7 V and 1.8 V, programmed by the resistor-divider connected between VREF and GND. (See section.) A few nano farads of capacitance from REFIN to GND is recommended for stable operation.

8.3.3 Soft-Start and Powergood

Provide a voltage supply to VIN and V5IN before asserting S5 to high. TPS51916 device provides integrated VDDQ soft-start functions to suppress in-rush current at start-up. The soft-start is achieved by controlling internal reference voltage ramping up. Figure 34 shows the start-up waveforms. The switching regulator waits for 400 μ s after S5 assertion. The MODE pin voltage is read in this period. A typical VDDQ ramp up duration is 700 μ s.

TPS51916 device has a powergood open-drain output that indicates the VDDQ voltage is within the target range. The target voltage window and transition delay times of the PGOOD comparator are $\pm 8\%$ (typ) and 1-ms delay for assertion (low to high), and $\pm 16\%$ (typ) and 330-ns delay for de-assertion (high to low) during running. The PGOOD start-up delay is 2.5 ms after S5 is asserted to high. Note that the time constant which is composed of the REFIN capacitor and a resistor divider needs to be short enough to reach the target value before PGOOD comparator enabled.



UDG-10137

Figure 34. Typical Start-up Waveforms

Feature Description (continued)

8.3.4 Power State Control

The TPS51916 device has two input pins, S3 and S5, to provide simple control scheme of power state. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3=S5=high). In S3 state (S3=low, S5=high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance state (high-Z). The VTT output floats and does not sink or source current in this state. In S4/S5 states (S3=S5=low), all of the three outputs are turned off and discharged to GND according to the discharge mode selected by MODE pin. Each state code represents as follow; S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See [Table 1](#))

Table 1. S3 or S5 Power State Control

| STATE | S3 | S5 | VREF | VDDQ | VTTREF | VTT |
|-------|----|----|------|----------------|----------------|----------------|
| S0 | HI | HI | ON | ON | ON | ON |
| S3 | LO | HI | ON | ON | ON | OFF(High-Z) |
| S4/S5 | LO | LO | OFF | OFF(Discharge) | OFF(Discharge) | OFF(Discharge) |

8.3.5 Discharge Control


In S4/S5 state, VDDQ, VTT, and VTTREF outputs are discharged based on the respective discharge mode selected above. The tracking discharge mode discharges VDDQ output through the internal VTT regulator transistors enabling quick discharge operation. The VTT output maintains tracking of the VTTREF voltage in this mode. (Please refer to [Figure 29](#)) After 4 ms of tracking discharge operation, the mode changes to non-tracking discharge. The VDDQ output must be connected to the VLDOIN pin in this mode. The non-tracking mode discharges the VDDQ and VTT pins using internal MOSFETs that are connected to corresponding output terminals. The non-tracking discharge is slow compared with the tracking discharge due to the lower current capability of these MOSFETs. (Please refer to [Figure 30](#))

8.3.6 VTT and VTTREF

The TPS51916 device integrates two high-performance, low-drop-out linear regulators, VTT and VTTREF, to provide complete DDR2, DDR3, DDR3L, and DDR4 power solutions. The VTTREF has a 10-mA sink/source current capability, and tracks $\frac{1}{2}$ of VDDQSNS with $\pm 1\%$ accuracy using an on-chip $\frac{1}{2}$ divider. A 0.22- μF (or larger) ceramic capacitor must be connected close to the VTTREF terminal to ensure stable operation. The VTT responds quickly to track VTTREF within ± 40 mV at all conditions, and the current capability is 2 A for both sink and source. A 10- μF (or larger) ceramic capacitor(s) need to be connected close to the VTT terminal for stable operation. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitors as a separate trace from the high-current line to the VTT pin. (Refer to the [Layout](#) section for details.)

When VTT is not required in the design, following treatment is strongly recommended.

- Connect VLDOIN to VDDQ.
- Tie VTTSNS to VTT, and remove capacitors from VTT to float.
- Connect VTTGND to GND.
- Select MODE2, 3, 4 or 5 shown in [Table 2](#) (Select Non-tracking discharge mode).
- Maintain a 0.22- μF capacitor connected at VTTREF.
- Pull down S3 to GND with 1-k Ω resistance.



Copyright © 2016, Texas Instruments Incorporated

Figure 35. Application Circuit When VTT Is Not Required

8.3.7 VDDQ Overvoltage and Undervoltage Protection

The TPS51916 sets the overvoltage protection (OVP) when VDDQSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller changes the output target voltage to 0 V. This usually turns off DRVH and forces DRVL to be on. When the inductor current begins to flow through the low-side MOSFET and reaches the negative OCL, DRVL is turned off and DRVH is turned on, for a minimum on-time.

After the minimum on-time expires, DRVH is turned off and DRVL is turned on again. This action minimizes the output node undershoot due to LC resonance. When the VDDQSNS reaches 0 V, the driver output is latched as DRVH off, DRVL on. VTTREF and VTT are turned off and discharged using the non-tracking discharge MOSFETs regardless of the tracking mode.

The undervoltage protection (UVP) latch is set when the VDDQSNS voltage remains lower than 68% (typ) of the REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DRVH low and DRVL low and discharges the VDDQ, VTT and VTTREF outputs. UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.

To release the OVP and UVP latches, toggle S5 or adjust the V5IN voltage down and up beyond the undervoltage lockout threshold.

8.3.8 VDDQ Out-of-Bound Operation

When the output voltage rises to 8% above the target value, the out-of-bound operation starts. During the out-of-bound condition, the controller operates in forced PWM-only mode. Turning on the low-side MOSFET beyond the zero inductor current quickly discharges the output capacitor. During this operation, the cycle-by-cycle negative overcurrent limit is also valid. Once the output voltage returns to within regulation range, the controller resumes to auto-skip mode.

8.3.9 VDDQ Overcurrent Protection

The VDDQ SMPS has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the off-state using the low-side MOSFET $R_{DS(on)}$, and the controller maintains the off-state when the inductor current is larger than the overcurrent trip level. The current monitor circuit inputs are PGND and SW pins so that those should be properly connected to the source and drain terminals of low-side MOSFET. The overcurrent trip level, V_{OCTRIP} , is determined by Equation 1, where R_{TRIP} is the value of the resistor connected between the TRIP pin and GND, and I_{TRIP} is the current sourced from the TRIP pin. I_{TRIP} is 10 μ A typically at room temperature, and has 4700ppm/ $^{\circ}$ C temperature coefficient to compensate the temperature dependency of the low-side MOSFET $R_{DS(on)}$.

$$V_{OCTRIP} = R_{TRIP} \times \frac{I_{TRIP}}{8} \quad (1)$$

Because the comparison is done during the off-state, V_{OCTRIP} sets the valley level of the inductor current. The load current OCL level, I_{OCL} , can be calculated by considering the inductor ripple current as shown in Equation 2.

$$I_{OCL} = \left(\frac{V_{OCTRIP}}{R_{DS(on)}} \right) + \frac{I_{IND(ripple)}}{2} = \left(\frac{V_{OCTRIP}}{R_{DS(on)}} \right) + \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L_X} \times \frac{V_{OUT}}{f_{SW} \times V_{IN}}$$

where

- $I_{IND(ripple)}$ is inductor ripple current (2)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.

8.3.10 VTT Overcurrent Protection

The LDO has an internally fixed constant overcurrent limiting of 3-A (typ) for both sink and source operation.

8.3.11 V5IN Undervoltage Lockout Protection

The TPS51916 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower than UVLO threshold voltage, typically 3.9 V, VDDQ, VTT and VTTREF are shut off. This is a non-latch protection.

8.3.12 Thermal Shutdown

The TPS51916 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140 $^{\circ}$ C (typ), VDDQ, VTT and VTTREF are shut off. The state of VDDQ is open, and that of VTT and VTTREF are high impedance (high-Z) at thermal shutdown. The discharge functions of all outputs are disabled. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by 10 $^{\circ}$ C (typ).

8.4 Device Functional Modes

8.4.1 MODE Pin Configuration

The TPS51916 device reads the MODE pin voltage when the S5 signal is raised high and stores the status in a register. A 15- μ A current is sourced from the MODE pin during this time to read the voltage across the resistor connected between the pin and GND. Table 2 shows resistor values, corresponding control mode, switching frequency and discharge mode configurations.

Table 2. MODE Selection

| MODE NO. | RESISTANCE BETWEEN MODE AND GND (k Ω) | CONTROL MODE | SWITCHING FREQUENCY (kHz) | DISCHARGE MODE |
|----------|---|--------------|---------------------------|----------------|
| 7 | 200 | D-CAP™ | 400 | Tracking |
| 6 | 100 | | 300 | |
| 5 | 68 | | 300 | Non-tracking |
| 4 | 47 | 400 | | |
| 3 | 33 | 500 | | |
| 2 | 22 | D-CAP2™ | 670 | Tracking |
| 1 | 12 | | 670 | |
| 0 | 1 | | 500 | |

8.4.2 D-CAP™ Mode

Figure 36 shows a simplified model of D-CAP™ mode architecture.




Figure 36. Simplified D-CAP™ Model

The VDDQSNS voltage is compared with REFIN voltage. The PWM comparator creates a set signal to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to maintain the voltage at the beginning of each on-cycle (or the end of each off-cycle) to be substantially constant. The DC output voltage monitored at VDDQ may have line regulation due to ripple amplitude that slightly increases as the input voltage increase. The D-CAP™ mode offers flexibility on output inductance and capacitance selections with ease-of-use without complex feedback loop calculation and external components. However, it does require a sufficient level of ESR that represents inductor current information for stable operation and good jitter performance. Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended.

The requirement for loop stability is simple and is described in Equation 3. The 0-dB frequency, f_0 defined in Equation 3, is recommended to be lower than 1/3 of the switching frequency to secure proper phase margin.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times C_{\text{OUT}}} \leq \frac{f_{\text{SW}}}{3}$$

where

- ESR is the effective series resistance of the output capacitor
- C_{OUT} is the capacitance of the output capacitor
- f_{sw} is switching frequency

(3)

Jitter is another attribute caused by signal-to-noise ratio of the feedback signal. One of the major factors that determine jitter performance in D-CAP™ mode is the down-slope angle of the VDDQSNS ripple voltage. Figure 37 shows, in the same noise condition, that jitter is improved by making the slope angle larger.




Figure 37. Ripple Voltage Slope and Jitter Performance

For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as shown in Figure 37 and Equation 4.

$$\frac{V_{\text{OUT}} \times \text{ESR}}{f_{\text{SW}} \times L_X} \geq 20\text{mV}$$

where

- V_{OUT} is the VDDQ output voltage
- L_X is the inductance

(4)

8.5 D-CAP2™ Mode Operation

Figure 38 shows simplified model of D-CAP2™ architecture.




Figure 38. Simplified Modulator Using D-CAP2™ Mode

The D-CAP2™ mode in the TPS51916 device includes an internal feedback network enabling the use of very low ESR output capacitor(s) such as multi-layer ceramic capacitors. The role of the internal network is to sense the ripple component of the inductor current information and combine it with voltage feedback signal. Using $R_{C1}=R_{C2}\equiv R_C$ and $C_{C1}=C_{C2}\equiv C_C$, 0-dB frequency of the D-CAP2™ mode is given by Equation 5. It is recommended that the 0-dB frequency (f_0) be lower than 1/3 of the switching frequency to secure the proper phase margin

$$f_0 = \frac{R_C \times C_C}{2\pi \times G \times L_X \times C_{OUT}} \leq \frac{f_{SW}}{3}$$

where

- G is gain of the amplifier which amplifies the ripple current information generated by the compensation circuit (5)

The typical G value is 0.25, and typical $R_C C_C$ time constant values for 500 kHz and 670 kHz operation are 23 μ s and 14.6 μ s, respectively.

For example, when $f_{SW}=500$ kHz and $L_X=1$ μ H, C_{OUT} should be larger than 88 μ F.

When selecting the capacitor, pay attention to its characteristics. For MLCC use X5R or better dielectric and consider the derating of the capacitance by both DC bias and AC bias. When derating by DC bias and AC bias are 80% and 50%, respectively, the effective derating is 40% because $0.8 \times 0.5 = 0.4$. The capacitance of specialty polymer capacitors may change depending on the operating frequency. Consult capacitor manufacturers for specific characteristics.


9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 DDR3, D-CAP™ 400-kHz Application with Tracking Discharge



Copyright © 2016, Texas Instruments Incorporated

Figure 39. DDR3, D-CAP™ 400-kHz Application Circuit, Tracking Discharge

9.1.1.1 Design Requirements

Table 3. Design Requirements

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------|---------------------|--------------------------------|-----|------|-----|------|
| V_{IN} | Input voltage | | 8 | 12 | 20 | V |
| V_{V5IN} | V5IN voltage | | 4.5 | 5 | 5.5 | V |
| V_{VDDQ} | VDDQ output voltage | | | 1.5 | | V |
| I_{VDDQ} | VDDQ output current | | 0 | | 20 | A |
| V_{VTT} | VTT output voltage | | | 0.75 | | V |
| I_{VTT} | VTT output current | DDR3 mode , $V_{VTT} = 0.75$ V | -2 | | 2 | A |
| f_{SW} | Switching frequency | DCAP mode | | 400 | | kHz |

9.1.1.2 Detailed Design Procedure

The external components selection is simple in D-CAP™ mode.

9.1.1.2.1 1. Determine the value of R1 AND R2

The output voltage is determined by the value of the voltage-divider resistor, R1 and R2 as shown in [Figure 36](#). R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GND. Setting R1 as 10-kΩ is a good starting point. Determine R2 using [Equation 6](#).

$$R2 = \frac{R1}{\left(\frac{1.8}{V_{OUT} - \left(\frac{I_{IND(ripple)} \times ESR}{2} \right)} \right) - 1} \quad (6)$$

9.1.1.2.2 2. Choose the inductor

The inductance value should be determined to yield a ripple current of approximately ¼ to ½ of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$L_X = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{O(max)} \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} \quad (7)$$

The inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in [Equation 8](#).

$$I_{IND(peak)} = \frac{R_{TRIP} \times I_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} \quad (8)$$

9.1.1.2.3 3. Choose the OCL setting resistance, R_{TRIP}

Combining [Equation 1](#) and [Equation 2](#), R_{TRIP} can be obtained using [Equation 9](#).

$$R_{TRIP} = \frac{8 \times \left(I_{OCL} - \left(\frac{(V_{IN} - V_{OUT})}{(2 \times L_X)} \right) \times \frac{V_{OUT}}{(f_{SW} \times V_{IN})} \right) \times R_{DS(on)}}{I_{TRIP}} \quad (9)$$

9.1.1.2.4 Choose the output capacitors

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet small signal stability and recommended ripple voltage. A quick reference is shown in [Equation 10](#) and [Equation 11](#).



$$\frac{1}{2\pi \times ESR \times C_{OUT}} \leq \frac{f_{SW}}{3} \quad (10)$$

$$\frac{V_{OUT} \times ESR}{f_{SW} \times L_X} \geq 20\text{mV} \quad (11)$$


Table 4. DDR3, D-CAP™ 400-kHz Application Circuit, List of Materials

| REFERENCE DESIGNATOR | QTY | SPECIFICATION | MANUFACTURE | PART NUMBER |
|----------------------|-----|-------------------------------------|-------------------|---------------|
| C8, C9, C10 | 3 | 10 μ F, 25 V | Taiyo Yuden | TMK325BJ106MM |
| C11 | 1 | 470 μ F, 2 V, 6 m Ω | Panasonic | EEFSE0D471R |
| L1 | 1 | 0.56 μ H, 21 A, 1.56 m Ω | Panasonic | ETQP4LR56WFC |
| Q1 | 1 | 30 V, 21 A, 4.5 m Ω | Texas Instruments | CSD17310Q5A |
| Q2 | 1 | 30 V, 32 A, 2 m Ω | Texas Instruments | CSD17303Q5 |

9.1.1.3 Application Curves



9.1.2 DDR3, DCAP-2 500-kHz Application, with Tracking Discharge



Copyright © 2016, Texas Instruments Incorporated

Figure 43. DDR3, DCAP-2 500-kHz Application Circuit, Tracking Discharge

Table 5. DDR3, DCAP-2 500-kHz Application Circuit, List of Materials

| REFERENCE DESIGNATOR | QTY | SPECIFICATION | MANUFACTURE | PART NUMBER |
|----------------------|-----|------------------------|-------------------|--------------------|
| C8, C9 | 2 | 10 µF, 25 V | Taiyo Yuden | TMK325BJ106MM |
| C10 | 4 | 100 µF, 6.3 V | Murata | GRM32ER60J107ME20L |
| L1 | 1 | 0.56 µH, 21 A, 1.56 mΩ | Panasonic | ETQP4LR56WFC |
| Q1 | 1 | 30 V, 21 A, 4.5 mΩ | Texas Instruments | CSD17310Q5A |
| Q2 | 1 | 30 V, 32 A, 2 mΩ | Texas Instruments | CSD17303Q5 |

9.1.2.1 Design Requirements

Table 6. Design Requirements

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---------------------|---------------------------------------|-----|------|-----|------|
| V _{IN} | Input voltage | | 8 | 12 | 20 | V |
| V _{V5IN} | V5IN voltage | | 4.5 | 5 | 5.5 | V |
| V _{VDDQ} | VDDQ output voltage | | | 1.5 | | V |
| I _{VDDQ} | VDDQ output current | | 0 | | 20 | A |
| V _{VTT} | VTT output voltage | | | 0.75 | | V |
| I _{VTT} | VTT output current | DDR3 mode , V _{VTT} = 0.75 V | -2 | | 2 | A |
| f _{SW} | Switching frequency | DCAP2 mode | | 500 | | kHz |

9.1.2.2 Detailed Design Procedure

The design procedure for this design is very similar to the design procedure for the design described in the previous section (see [DDR3, D-CAP™ 400-kHz Application with Tracking Discharge](#)). The key differences in the design procedure is described here.

9.1.2.2.1 Select Mode and Switching Frequency

Select a value of 1 kΩ for the mode resistor to set the controller at DCAP2 mode with a switching frequency of 500-kHz.

9.1.2.2.2 Determine output capacitance

Determine output capacitance to meet small signal stability as shown in [Equation 12](#).


$$\frac{R_C \times C_C}{2\pi \times G \times L_X \times C_{OUT}} \leq \frac{f_{SW}}{3}$$


where

- $R_C \times C_C$ time constant is 23 μs for 500 kHz operation (or 14.6 μs for 670 kHz operation)
- $G = 0.25$

(12)

9.1.2.3 Application Curves





10 Power Supply Recommendations

The device is designed to operate from an input voltage supply between 3 V and 28 V. There are input voltage and switch node voltage limitations from the MOSFET. A separate 5-V power supply is required for the internal circuits and MOSFET gate drivers of the device.

11 Layout

11.1 Layout Guidelines

Certain issues must be considered before designing a layout using the TPS51916 device .

- V_{IN} capacitor(s), V_{OUT} capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner system GND plane should be inserted, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as V_{DDQSNS} , V_{TTSNS} , MODE, REFIN, VREF and TRIP should be placed away from high-voltage switching nodes such as SW, DRVL, DRVH or VBST to avoid coupling. Use internal layer(s) as system GND plane(s) and shield feedback trace from power traces and components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
 - The most important loop to minimize the area of is the path from the V_{IN} capacitor(s) through the high and low-side MOSFETs, and back to the negative node of the V_{IN} capacitor(s). Connect the negative node of the V_{IN} capacitor(s) and the source of the low-side MOSFET as close as possible. (Refer to loop #1 of)
 - The second important loop is the path from the low-side MOSFET through inductor and V_{OUT} capacitor(s), and back to source of the low-side MOSFET. Connect the source of the low-side MOSFET and negative node of V_{OUT} capacitor(s) as close as possible. (Refer to loop #2 of)
 - The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from V_{5IN} capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND pin, and back to source of the low-side MOSFET. Connect negative node of V_{5IN} capacitor, source of the low-side MOSFET and PGND pin as close as possible. (Refer to loop #3 of [Figure 47](#))

Layout Guidelines (continued)

- Connect negative nodes of the VTTREF output capacitor, VREF capacitor and REFIN capacitor and bottom-side resistance of VREF voltage-divider to GND pin as close as possible. The negative node of the VTT output capacitor(s), VTTGND, GND and PGND pins should be connected to system GND plane near the device as shown in [Figure 48](#).
- Because the TPS51916 device controls output voltage referring to voltage across VOUT capacitor, VDDQSNS should be connected to the positive node of VOUT capacitor using different trace from that for VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines. GND pin refers to the negative node of VOUT capacitor.
- Connect the overcurrent setting resistor from TRIP pin to GND pin and make the connections as close as possible to the device to avoid coupling from a high-voltage switching node.
- Connect the frequency and mode setting resistor from MODE pin to GND pin ground, and make the connections as close as possible to the device to avoid coupling from a high-voltage switching node.
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as SW node, which connects to the source of the high-side MOSFET, the drain of the low-side MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
- VLDOIN should be connected to VOUT with short and wide traces. An input bypass capacitor should be placed as close as possible to the pin with short and wide connections. The negative node of the capacitor should be connected to system GND plane.
- The output capacitor for VTT should be placed close to the pins with a short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of the VTT output capacitor(s) using a separate trace from the high-current power line. When remote sensing is required attach the output capacitor(s) at that point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin and the output capacitor(s).
- Consider adding a low pass filter (LPF) at VTTSNS in case the ESR of the VTT output capacitor(s) is larger than 2 m Ω .
- In order to effectively remove heat from the package, prepare a thermal land and solder to the package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat spreading. Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solder-side ground plane(s) should be used to help dissipation. The thermal land can be connected to either AGND or PGND but is recommended to be connected to PGND, the system GND plane(s), which has better heat radiation.

Layout Guidelines (continued)




Figure 47. DC/DC Converter Ground System

11.2 Layout Example




Figure 48. Layout Example

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.3 商標

D-CAP, D-CAP2, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| TPS51916RUKR | Active | Production | WQFN (RUK) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 51916 |
| TPS51916RUKR.B | Active | Production | WQFN (RUK) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 51916 |
| TPS51916RUKRG4 | Active | Production | WQFN (RUK) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 51916 |
| TPS51916RUKRG4.B | Active | Production | WQFN (RUK) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 51916 |
| TPS51916RUKT | Active | Production | WQFN (RUK) 20 | 250 SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 51916 |
| TPS51916RUKT.B | Active | Production | WQFN (RUK) 20 | 250 SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 51916 |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


RUK 20

WQFN - 0.8 mm max height

3 x 3, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229651/A


RUK0020B



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222676/A 02/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RUK0020B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222676/A 02/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RUK0020B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 21:
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4222676/A 02/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月