











JAJSH64B - NOVEMBER 2012-REVISED APRIL 2019





**TPS53819A** 

# TPS53819A 3V~28V 入力、40A、Eco-Mode™、D-CAP2™

# PMBus™ 搭載の同期整流降圧コントローラ

# 特長

変換入力電圧範囲:3V~28V

VDD 入力電圧範囲: 4.5V~28V

出力電圧: 0.6V~5.5V

すべての出力コンデンサにセラミック・コンデン サの使用をサポート

基準電圧:600mV、公差±0.5%

±9% の電圧調整: PMBus™

5V LDO を内蔵

D-CAP2™モード (負荷ステップ応答 100ns)

自動スキップ Eco-mode™によって軽負荷時の効 率を向上

PMBus で選択可能な 8つの周波数による適応型オ ン時間制御アーキテクチャ

PMBus により電圧マージニングをサポート

PMBus によりソフトスタート時間をプログラム 可能

PMBus により電源オン遅延をプログラム可能

PMBus により VDD UVLO レベルをプログラム可

PMBus によるフォルト報告

プリチャージ・スタートアップ機能

出力放電機能を内蔵

遅延をプログラム可能なパワー・グッド出力

過電圧、低電圧、過電流制限保護機能を内蔵

サーマル・シャットダウン (非ラッチ)

3mm × 3mm、16 ピンの QFN パッケージ

WEBENCH® Power Designer により、 TPS53819A を使用するカスタム設計を作成

# 2 アプリケーション

次の用途でのポイント・オブ・ロード電源

ストレージ・コンピュータ

サーバー・コンピュータ

多機能プリンタ

組み込みコンピューティング

## 3 概要


TPS53819A デバイスは、適応型オン時間 D-CAP2 モー ド制御と PMBus を搭載した、小型のシングル降圧コント ローラです。このデバイスは、低出力電圧で高電流のシス テム電源レールや、民生用デジタル機器で使用される同 様のポイント・オブ・ロード (POL) 電源に適しています。 PMBus によるプログラム性とフォルト報告が電源の設計を 簡単にすると同時に、最小限のピン数の小型パッケージ が PCB 面積を節約します。軽負荷状況でのスキップ・ モードと、強力なゲート・ドライバおよびローサイド FET オ ン抵抗 (R<sub>DS(on)</sub>) 電流センシングの組み合わせにより、広 範な負荷範囲にわたって低損失かつ高効率の動作が可 能です。変換入力電圧はハイサイド FET ドレイン電圧と 同じで、3V~28V の範囲です。 電源電圧 (VDD) は 4.5V~28V です。出力電圧は 0.6V~5.5V の範囲です。 このデバイスは、16 ピンの QFN パッケージで供給され、-**40°C~+85°C** で動作が規定されています。

#### 製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS53819A	QFN (16)	3.00mm×3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

# アプリケーション概略図





•
ᇄ

1	特長1	-	7.4 Device Functional Modes	19
2	アプリケーション1	7	7.5 Programming	<u>2</u> 1
3	概要1	7	7.6 Register Maps	
4	改訂履歴	8 <i>A</i>	Application and Implementation	34
5	Pin Configuration and Functions	8	3.1 Application Information	34
6	Specifications	8	3.2 Typical Application	34
U	6.1 Absolute Maximum Ratings	9 F	Ower Supply Recommendations	
	6.2 ESD Ratings		_ayout	
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	
	6.4 Thermal Information	,	10.2 Layout Example	42
	6.5 Electrical Characteristics	11	デバイスおよびドキュメントのサポート	44
	6.6 Timing Requirements 8		1.1 デバイス・サポート	44
	6.7 Switching Characteristics		1.2 ドキュメントの更新通知を受け取る方法	
	6.8 Typical Characteristics	,	11.3 コミュニティ・リソース	44
7	Detailed Description	,	1.4 商標	44
•	7.1 Overview	,	1.5 静電気放電に関する注意事項	44
	7.2 Functional Block Diagram	•	I1.6 Glossary	44
	7.3 Feature Description	12	メカニカル、パッケージ、および注文情報	45


# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Revision A (October 2015) から Revision B に変更 • 編集上の更新 - 技術データの変更なし、WEBENCH 用のリンクを 追加 1 2012年11月発行のものから更新 Page • 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関



# 5 Pin Configuration and Functions



**Pin Functions** 

PI	IN	VO <sup>(1)</sup>	DESCRIPTION			
NAME NO.		1/0	DESCRIPTION			
ADDR	16	I	PMBus address configuration. Connect this pin to a resistor divider between VREG and GND to program different address settings. (See Table 2 for details.)			
ALERT 3 O Open-drain alert output for the PMBus interface.  DRVH 11 O High-side MOSFET floating driver output that is referenced to SW node. The gate dr defined by the voltage across bootstrap capacitor between VBST and SW.		Open-drain alert output for the PMBus interface.				
DRVH	11	0	High-side MOSFET floating driver output that is referenced to SW node. The gate drive voltage is defined by the voltage across bootstrap capacitor between VBST and SW.			
DRVL	10	0	Synchronous MOSFET driver output that is referenced to GND. The gate drive voltage is defined by VREG voltage.			
EN 14 I Enable pin that can turn on the DC/DC switching converter. EN pin works in conjunction with the bit in PMBus ON_OFF_CONFIG register.  FB 6 I Output voltage feedback input. Connect this pin to a resistor divider between output voltage and GND.						
FB	6	I				
GND 7		G	Ground pin.			
PGOOD	15	0	Open drain power good status signal. Provides start-up delay time after FB voltage falls within specified limits. After FB voltage goes out of specified limits, PGOOD goes low within 2 µs.			
SCL	1	I	Clock input for the PMBus interface.			
SDA	2	I/O	Data I/O for the PMBus interface.			
SW	12	Р	Output switching terminal of power converter. Connect this pin to the output inductor.			
TRIP	4	I/O	OCL detection threshold setting pin. A 10- $\mu$ A current with a T <sub>C</sub> of 4700ppm/°C is sourced out of the TRIP pin and is used to set the OCL trip voltage as follows: V <sub>OCL</sub> = V <sub>TRIP</sub> /8 (V <sub>TRIP</sub> $\leq$ 3 V, V <sub>OCL</sub> $\leq$ 375 mV)			
VBST	13	Р	Supply rail for high-side gate driver (boost terminal). Connect bootstrap capacitor from this pin to SW node. Internally connected to VREG via bootstrap PMOS switch.			
VDD	8	Р	Controller power supply input.			
VO	5	I	Output voltage.			
VREG	9	Р	5-V low-drop-out (LDO) output. Supplies the internal analog and driver circuitry.			

<sup>(1)</sup> I=Input, O=Output, P=Power, G=Ground



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
	VBST	VBST		38	
	VBST <sup>(3)</sup>		-0.3	6	
Input voltage <sup>(2)</sup> Output voltage <sup>(2)</sup> Junction temperature,	EN		-0.3	7.7	
	VO, FB, S	SCL, SDA, ADDR	-0.3	6	V
	VDD		-0.3	30	
	0)4/	DC	-3	32	
	SW	Pulse < 30% of the repetitive period	-5	32	
	DD)/III	DC	-3	38	V
	DRVH	Pulse < 30% of the repetitive period	-5	38	
Output voltage (2)	DRVH <sup>(3)</sup> ,	DRVL	-0.3	6	
Output voltage (2)	ALERT, V	REG, TRIP	-0.3	6	
	PGOOD		-0.3	7.7	
Junction temperature,	Γ <sub>J</sub>			150	°C
Storage temperature, T	- stg		-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
ĺ	\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process..

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN I	NOM MAX	UNIT
	VBST	VBST		35.5	
	VBST <sup>(1)</sup>		-0.1	5.5	
	EN		-0.1	6.5	V
Input voltage range	VO, FB, S	CL, SDA, ADDR	-0.1	5.5	
par renage range	VDD		4.5	28	
	SW	DC	-3	30	V
		Pulse < 30% of the repetitive period	-4.5	30	
	DDV41	DC	-3	35.5	V
	DRVH	Pulse < 30% of the repetitive period	-4.5	35.5	
Output voltage range	DRVH <sup>(1)</sup> ,	DRVL	-0.1	5.5	V
	ALERT, V	REG	-0.1	5.5	V
Output voltage range	PGOOD		-0.1	6.5	V
Operating free-air temper	ature, T <sub>A</sub>		-40	85	°C

<sup>(1)</sup> Voltage values are with respect to the SW terminal.

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

<sup>(3)</sup> Voltage values are with respect to the SW terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		TPS53819A	
	THERMAL METRIC <sup>(1)</sup>	RGT (QFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	51.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	85.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics

over operating free-air temperature range, V<sub>VRFG</sub> = 5 V, V<sub>FN</sub> = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURR	ENT				-	
$I_{VDD}$	VDD bias current	T <sub>A</sub> = 25°C, no load, power conversion enabled (no switching)		920		μΑ
I <sub>VDDSTBY</sub>	VDD standby current	T <sub>A</sub> = 25°C, no load, power conversion disabled		610		μΑ
INTERNAL REI	FERENCE AND FEEDBACK REGU	LATION VOLTAGE				
$V_{FB}$	Feedback regulation voltage	FB w/r/t GND, CCM condition		600		mV
$V_{FBTOL}$	Feedback voltage tolerance	FB w/r/t GND, 0°C ≤ T <sub>J</sub> ≤ 85°C	597	600	603	mV
V <sub>DACTOL1</sub>	DAC voltage tolerance 1	FB w/r/t GND, $0^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ 85°C, all settings with VOUT_ADJUSTMENT only	-4.8		4.8	mV
V <sub>DACTOL2</sub>	DAC voltage tolerance 2	FB w/r/t GND, 0°C ≤ T <sub>A</sub> ≤ 85°C, all settings with VOUT_MARGIN only	-4.8		4.8	mV
V <sub>DACTOL3</sub>	DAC voltage tolerance 3	FB w/r/t GND, $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , with VOUT_ADJUSTMENT = 0Dh and VOUT_MARGIN = 70h for +5%	-4.8		4.8	mV
V <sub>DACTOL4</sub>	DAC voltage tolerance 4	FB w/r/t GND, $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq$ 85°C, with VOUT_ADJUSTMENT = 13h and VOUT_MARGIN = 07h for -5%	-4.8		4.8	mV
V <sub>IOS_LPCMP</sub>	Loop comparator input offset voltage	V <sub>REF</sub> to V <sub>FB</sub> , T <sub>A</sub> = 25°C	-2.5		2.5	mV
I <sub>FB</sub>	FB pin input current	V <sub>FB</sub> = 600 mV	-1		1	μΑ
OUTPUT VOLT	AGE					
I <sub>VODIS</sub>	VO discharge current	V <sub>VO</sub> = 0.5 V, power conversion disabled	10	12		mA
DRIVER						
R	DRVH resistance	Source, I <sub>DRVH</sub> = 50 mA		1.6		
R <sub>DRVH</sub>	DRVH resistance	Sink, I <sub>DRVH</sub> = 50 mA		0.6		Ω
R <sub>DRVL</sub>	DRVL resistance	Source, I <sub>DRVL</sub> = 50 mA		0.9		22
``∪KVL	Dive resistance	Sink, I <sub>DRVL</sub> = 50 mA		0.5		



# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VREG} = 5 \text{ V}$ ,  $V_{EN} = 5 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OT STRAP SWITCH					
Forward voltage	$V_{VREG-VBST}$ , $T_A = 25$ °C, $I_F = 10$ mA		0.1	0.2	V
VBST leakage current	T <sub>A</sub> = 25°C, V <sub>VBST</sub> = 33 V, V <sub>SW</sub> = 28 V		0.01	1.5	μА
C THRESHOLD				,	
EN low-level voltage				0.5	V
EN high-level voltage		1.8			V
EN hysteresis voltage			0.22		V
EN input leakage current		-1	0	1	μА
COMPARATOR					
	PGOOD in from higher	105%	108%	111%	
Davisana ad thua ah ald	PGOOD in from lower	89%	92%	95%	
Powergood threshold	PGOOD out to higher	113%	116%	119%	
	PGOOD out to lower	81%	84%	87%	
PGOOD sink current	V <sub>PGOOD</sub> = 0.5 V		6.9		mA
PGOOD leakage current	V <sub>PGOOD</sub> = 5.0 V	-1	0	1	μΑ
ECTION					
TRIP source current	T <sub>A</sub> = 25°C, V <sub>TRIP</sub> = 0.4 V, R <sub>DS(on)</sub> sensing	9	10	11	μА
TRIP source current temperature coefficient (1)	R <sub>DS(on)</sub> sensing		4700		ppm/°C
TRIP voltage range	R <sub>DS(on)</sub> sensing	0.2		3	V
Positive current limit threshold	V <sub>TRIP</sub> = 3.0 V, R <sub>DS(on)</sub> sensing	360	375	390	
	V <sub>TRIP</sub> = 1.6 V, R <sub>DS(on)</sub> sensing	190	200	210	mV
	V <sub>TRIP</sub> = 0.2 V, R <sub>DS(on)</sub> sensing	20	25	30	
	V <sub>TRIP</sub> = 3.0 V, R <sub>DS(on)</sub> sensing	-390	-375	-360	mV
	V <sub>TRIP</sub> = 1.6 V, R <sub>DS(on)</sub> sensing	-212	-200	-188	
inoshola	V <sub>TRIP</sub> = 0.2 V, R <sub>DS(on)</sub> sensing	-30	-25	-20	
Zero cross detection offset			0		mV
}					
VREG UVLO threshold	Wake-up		3.32		V
voltage	Shutdown		3.11		V
OVP threshold voltage	OVP detect voltage	117%	120%	123%	
OVP propagation delay time	With 100-mV overdrive		430		ns
UVP threshold voltage	UVP detect voltage	65%	68%	71%	
ITDOWN				*	
The second about decree there also let	Shutdown temperature		140		00
i nermai snutdown threshold	Hysteresis		40		°C
i				,	
LDO output voltage	V <sub>IN</sub> = 12 V, I <sub>LOAD</sub> = 10 mA	4.5	5	5.5	V
LDO low droop drop-out voltage	V <sub>IN</sub> = 4.5 V, I <sub>LOAD</sub> = 30 mA, T <sub>A</sub> = 25°C			365	mV
LDO overcurrent limit <sup>(1)</sup>	V <sub>IN</sub> = 12 V, T <sub>A</sub> = 25°C		152		mA
	Forward voltage  VBST leakage current  ETHRESHOLD  EN low-level voltage EN high-level voltage EN hysteresis voltage EN input leakage current  COMPARATOR  Powergood threshold  PGOOD sink current PGOOD leakage current  TRIP source current temperature coefficient (1) TRIP voltage range  Positive current limit threshold  Negative current limit threshold  Negative current limit threshold  VREG UVLO threshold voltage  OVP threshold voltage  OVP propagation delay time UVP threshold voltage  ITDOWN  Thermal shutdown threshold  LDO output voltage  LDO low droop drop-out voltage	DT STRAP SWITCH       VVREG-VBST, $T_A = 25^{\circ}C$ , $I_F = 10 \text{ mA}$ VBST leakage current $T_A = 25^{\circ}C$ , $V_{VBST} = 33 \text{ V}$ , $V_{SW} = 28 \text{ V}$ CTHRESHOLD       EN low-level voltage         EN high-level voltage       EN hysteresis voltage         EN input leakage current       PGOOD in from higher         COMPARATOR         PGOOD sink current       PGOOD out to higher         PGOOD out to higher       PGOOD out to lower         PGOOD leakage current $V_{PGOOD} = 0.5 \text{ V}$ PGOOD leakage current $V_{PGOOD} = 5.0 \text{ V}$ ECTION         TRIP source current $T_A = 25^{\circ}C$ , $V_{TRIP} = 0.4 \text{ V}$ , $V_{RDS(on)}$ sensing         TRIP source current temperature coefficient(1) $R_{DS(on)}$ sensing         TRIP voltage range $V_{TRIP} = 3.0 \text{ V}$ , $V_{RDS(on)}$ sensing         Positive current limit threshold $V_{TRIP} = 1.6 \text{ V}$ , $V_{RDS(on)}$ sensing         Negative current limit threshold $V_{TRIP} = 3.0 \text{ V}$ , $V_{RDS(on)}$ sensing         VREG UVLO threshold voltage $V_{TRIP} = 1.6 \text{ V}$ , $V_{RDS(on)}$ sensing         VREG UVLO threshold voltage $V_{TRIP} = 0.2 \text{ V}$ , $V_{RDS(on)}$ sensing         VYREG UVLO threshold voltage $V_{TRIP} = 0.2 \text{ V}$ , $V_{TRIP} $	Variable   Variable	DT STRAP SWITCH   Forward voltage	Power   Strap   Switch   Forward voltage   Value   Switch   Value   Switch   Switc

<sup>(1)</sup> Specified by design. Not production tested.



# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VREG} = 5 \text{ V}$ ,  $V_{EN} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD UVLO VO	LTAGE					
		VDDINUVLO<2:0> = 0xx		10.2		
VDD	VDD LIVI O voltogo	VDDINUVLO<2:0> = 101	4.1	4.25	4.4	V
VDD <sub>UVLO</sub>	VDD UVLO voltage	VDDINUVLO<2:0> = 110		6.0		V
		VDDINUVLO<2:0> = 111		8.1		
VDD <sub>HY-UVLO</sub>	VDD UVLO hysteresis voltage	$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$		0.2		V
PMBus SCL an	d SDA INPUT BUFFER LOGIC THE	RESHOLDS				
V <sub>IL-PMBUS</sub>	SCL and SDA low-level input voltage <sup>(1)</sup>	0°C ≤ T <sub>J</sub> ≤ 85°C			0.8	V
V <sub>IH-PMBUS</sub>	SCL and SDA high-level input voltage <sup>(1)</sup>	0°C ≤ T <sub>J</sub> ≤ 85°C	2.1			V
V <sub>HY-PMBUS</sub>	SCL and SDA hysteresis voltage <sup>(1)</sup>	0°C ≤ T <sub>J</sub> ≤ 85°C		240		mV
PMBus SDA ar	nd ALERT OUTPUT PULLDOWN					
V <sub>OL1-PMBUS</sub>	SDA and ALERT low-level output voltage <sup>(1)</sup>	$V_{DDPMBus} = 5.5 \text{ V},$ $R_{PULLUP} = 1.1 \text{ k}\Omega, 0^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$			0.4	V
V <sub>OL2-PMBUS</sub>	SDA and ALERT low-level output voltage <sup>(1)</sup>	$V_{DDPMBus} = 3.6 \text{ V},$ $R_{PULLUP} = 0.7 \text{ k}\Omega, 0^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$			0.4	V



# 6.6 Timing Requirements

			MIN	NOM	MAX	UNIT
POWER-C	ON DELAY					
		Delay from enable to switching POD<2:0> = 000		356		μS
		Delay from enable to switching POD<2:0> = 001		612		μS
		Delay from enable to switching POD<2:0> = 010		1.124		ms
PODLY PGOOD D SOFT STA	Power-on delay time	Delay from enable to switching POD<2:0> = 011		2.148		ms
PODLY	Tower off delay line	Delay from enable to switching POD<2:0> = 100		4.196		ms
		Delay from enable to switching POD<2:0> = 101		8.292		ms
		Delay from enable to switching POD<2:0> = 110		16.48		ms
		Delay from enable to switching POD<2:0> = 111		32.86		ms
PGOOD D	DELAY					
	PGOOD delay time	Delay for PGOOD going in PGD<2:0> = 000	165	256	320	μS
		Delay for PGOOD going in PGD<2:0> = 001	409	512	614	μЅ
		Delay for PGOOD going in PGD<2:0> = 010	0.819	1.024	1.228	ms
		Delay for PGOOD going in PGD<2:0> = 011	1.638	2.048	2.458	ms
<b>'</b> PGDLY		Delay for PGOOD going in PGD<2:0> = 100	3.276	4.096	4.915	ms
		Delay for PGOOD going in PGD<2:0> = 101	6.553	8.192	9.83	ms
		Delay for PGOOD going in PGD<2:0> = 110	13.104	16.38	19.656	ms
		Delay for PGOOD going in PGD<2:0> = 111	105	131	157	ms
		Delay for PGOOD coming out			2	μS
SOFT ST	ART TIME					
		SST<1:0> = 00		1.0		
<b>+</b>	Soft start time	SST<1:0> = 01		2.0	7	<b>~</b> ~~
t <sub>SS</sub>	Soft-start time	SST<1:0> = 10		4.0		ms
		SST<1:0> = 11		8.0		
FREQUE	NCY CONTROL					
t <sub>OFF(min)</sub>	Minimum off-time	DRVH falling to rising		320		ns
t <sub>ON(min)</sub>	Minimum on-time <sup>(1)</sup>	DRVH rising to falling		60		ns
PROTECT	TIONS				,	
t <sub>UVPDLY</sub>	UVP filterdelay time			1		ms
DRIVER		•	•		<u> </u>	
	5 10	DRVH-off to DRVL-on		10		
t <sub>DEAD</sub>	Dead time	DRVL-off to DRVH-on		20		ns
		22 5 15 21(11) 611	1			

<sup>(1)</sup> Specified by design. Not production tested.




# 6.7 Switching Characteristics

over operating free-air temperature range  $V_{IN}$  = 12 V,  $V_{VO}$  = 3.3 V(unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENCY CONTROL						
		FS <2:0> = 000	275			
		FS <2:0> = 001		325		
		FS <2:0> = 010		425		
	VO nin quitaking fraguancy	FS <2:0> = 011		525		<b>UNIT</b> kHz
$f_{SW}$	VO pin switching frequency	FS <2:0> = 100		625		
		FS <2:0> = 101		750		
		FS <2:0> = 110		850		
		FS <2:0> = 111		1000		

# TEXAS INSTRUMENTS


# 6.8 Typical Characteristics









# TEXAS INSTRUMENTS








# TEXAS INSTRUMENTS










# 7 Detailed Description

#### 7.1 Overview

The TPS53819A is a high-efficiency, single-channel, synchronous buck regulator controller that uses the PMBus protocol. It is suitable for low output voltage, point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP2 mode control combined with adaptive on-time architecture. This combination is ideal for building modern low duty-ratio and ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V to 28 V. The D-CAP2 mode uses emulated current information to control the loop modulation. One advantage of this control scheme is that it does not require an external phase compensation network, which makes it easy to use. It also allows for a low external component count. The switching frequency is selectable from eight preset values through the PMBus interface. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltages while increasing the switching frequency as needed during load step transient.

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Enable and Soft-Start

When the EN pin voltage rises above the enable threshold voltage and/or ON\_OFF bit is set via PMBus according to the setting in OPERATION command, the controller enters a start-up sequence. After a programmed power-on-delay duration from 0.35 ms to 32.86 ms, the internal DAC starts ramping up the reference voltage from 0 V to a target voltage (typically 0.6 V) with the programmed soft-start time from 1 ms to 8 ms. The device maintains a smooth and constant output voltage ramp-up during start-up regardless of load current.

#### 7.3.2 Adaptive On-Time Control

The TPS53819A does not have a dedicated oscillator. The device operates with a pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage ( $t_{ON} \propto V_{OUT}/V_{IN}$ ). This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from 275 kHz to 1 MHz via PMBus (FREQUENCY\_CONFIG).

## 7.3.3 Zero Crossing Detection

The TPS53819A uses a low offset comparator to detect SW node zero crossing event in order to optimize turn-off timing of low-side MOSFET.

# 7.3.4 Output Discharge Control

When the EN pin voltage falls below the enable threshold voltage and/or ON\_OFF bit is reset via PMBus according to the setting in OPERATION command, the TPS53819A discharges output capacitor using internal MOSFET connected between the VOUT pin and the GND pin while the high-side and low-side MOSFETs are maintained in the OFF state. The typical discharge resistance is  $40~\Omega$ .

#### 7.3.5 Low-Side Driver

The low-side driver is designed to drive high-current, low- $R_{DS(on)}$ , N-channel MOSFETs. The drive capability is represented by the internal resistance, which is 0.9  $\Omega$  for VREG to DRVL and 0.5  $\Omega$  for DRVL to GND. A dead-time period to prevent shoot through is internally generated between high-side MOSFET OFF to low-side MOSFET ON, and low-side MOSFET OFF to high-side MOSFET ON. The 5-V, VREG supply voltage delivers the bias voltage. A bypass capacitor connected between the VREG and GND pins supplies the instantaneous drive current. Equation 1 shows the average low-side gate drive current.

$$I_{GL} = C_{GL} \times V_{VDRV} \times f_{SW}$$
 (1)

#### 7.3.6 High-Side Driver

The high-side driver drives high current, low  $R_{DS(on)}$ , N-channel MOSFETs. When configured as a floating driver, the VREG pin supply delivers the bias voltage. Equation 2 shows the average high-side gate current.

$$I_{GH} = C_{GH} \times V_{VDRV} \times f_{SW}$$
 (2)

The flying capacitor between the VBST and SW pins supplies the instantaneous drive current. The internal resistance, which is 1.6  $\Omega$  for VBST to DRVH and 0.6  $\Omega$  for DRVH to SW represents the drive capability. Equation 3 calculates the driver power dissipation required for the TPS53819A

$$P_{DRV} = (I_{GL} + I_{GH}) \times V_{VDRV}$$
(3)

#### 7.3.7 Power Good

The TPS53819A indicates the switcher output is within the target range when the power-good output is high. The power-good function activates after the soft-start operation has finished. If the output voltage comes within  $\pm 8\%$  of the target value, internal comparators detect power-good state and the power-good signal becomes high after a programmed delay time between 0.25 ms and 131 ms. If the output voltage goes outside of  $\pm 16\%$  of the target value, the power-good signal becomes low after a 2- $\mu$ s internal delay. The power-good output is an open drain output and must be pulled up externally.



## **Feature Description (continued)**

#### 7.3.8 Current Sense and Overcurrent Protection

TPS53819A has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period when inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53819A supports temperature compensated MOSFET on-resistance ( $R_{DS(on)}$ ) sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor,  $R_{TRIP}$ . The TRIP terminal sources  $I_{TRIP}$  current, which is 10  $\mu$ A typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{TRIP}$  as shown in Equation 4. Note that the  $V_{TRIP}$  is limited up to approximately 3 V internally.

$$V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)$$
(4)

The inductor current is monitored by the voltage between GND pin and SW pin so that SW pin should be properly connected to the drain terminal of the low-side MOSFET. The TRIP current has a 4700-ppm/ $^{\circ}$ C temperature slope to compensate the temperature dependency of the on-resistance. The device uses the GND pin as the positive current sensing node. As the comparison occurs during the OFF state,  $V_{TRIP}$  sets the valley level of the inductor current. Thus, the average load current at the overcurrent threshold,  $I_{OCP}$ , is calculated as shown in Equation 5.

$$I_{OCP} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(5)

In an overcurrent condition, the load current exceeds the inductor current delivered to the output capacitor, thus the output voltage tends to fall. Eventually, it crosses the undervoltage protection threshold and the device shuts down. If hiccup mode is selected, then after a hiccup delay time (8.96 ms + 7x programmed soft-start time), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode. During the CCM, the negative current limit (NCL) protects the external FET from carrying too much current. The OCLN detect threshold is set at the same absolute value as positive current limit (OCLP) but with negative polarity. Note that the threshold still represents the valley value of the inductor current. When an OCLP or OCLN event occurs, the corresponding fault signals (IOUT\_OC and IOUT) of the STATUS\_WORD register is latched to indicate the faults and can be read via PMBus.

#### 7.3.9 Overvoltage and Undervoltage Protection

TPS53819A monitors a resistor divided feedback voltage to detect overvoltage and undervoltage conditions. When the feedback voltage becomes lower than 68% of the target voltage, the undervoltage protection (UVP) comparator output goes high and an internal UVP delay time counter begins counting. After 1 ms, the device turns OFF both high-side and low-side MOSFETs drivers. If the hiccup mode is selected, then the controller restarts after a hiccup delay time (8.96 ms + 7 x programmed soft-start time). This function is enabled after the soft-start operation is completed. When the feedback voltage becomes higher than 120% of the target voltage, the overvoltage protection (OVP) comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. If the sensed inductor current reaches the negative current limit, then the low-side MOSFET driver is turned OFF, and high-side MOSFET driver is turned ON with an appropriate on-time to limit the inductor current while the output voltage discharges.

#### 7.3.10 Out-of-Bound Protection

TPS53819A has an out-of-bound (OOB) overvoltage protection that tries to protect the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, so the device is not latched off after an OOB event. OOB protection is intended as an early no-fault overvoltage protection mechanism, in addition to the official overvoltage protection as described in the *Overvoltage and Undervoltage Protection* section.

#### 7.3.11 UVLO Protection

The TPS53819A has VDD undervoltage lockout protection (UVLO). When the VDD voltage is lower than the programmed UVLO threshold voltage, the switch mode power supply shuts OFF. This is a non-latch protection, but if VDD UVLO occurs when the switcher is enabled by either EN pin or ON\_OFF bit via PMBus, the corresponding fault signals (VIN\_UV and INPUT) of the STATUS\_WORD register latch off to indicate the fault condition, and can be read via PMBus.



# **Feature Description (continued)**

#### 7.3.12 Thermal Shutdown

The TPS53819A has an over-temperature protection feature. If the temperature exceeds the threshold value (typically 140°C), the device is shut OFF. This is a non-latch protection, but when the temperature exceeds the threshold value, the corresponding fault signal (TEMP) of the STATUS\_WORD register latches off to indicate the fault condition, and can be read via PMBus.

#### 7.4 Device Functional Modes

#### 7.4.1 Light-Load Condition in Auto-Skip Operation (Eco-mode)

If the discontinuous conduction mode (DCM) is selected via PMBus (MODE\_SOFT\_START\_CONFIG), TPS53819A automatically reduces the switching frequency at light-load conditions to maintain high efficiency. Specifically, as the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its ripple valley current touches zero level, which is the boundary between continuous conduction mode (CCM) and discontinuous conduction mode (DCM). The synchronous MOSFET is turned OFF when this zero inductor current is detected. As the load current further decreases, the converter runs into DCM.

#### NOTE

The zero current must be detected for at least 16 switching cycles to switch from CCM to DCM.

The on-time remains almost the same as continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the reference voltage level. The transition point to the light-load operation  $I_{OUT(LL)}$  (i.e., the threshold between continuous and discontinuous conduction mode) is calculated in Equation 6.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

• f<sub>SW</sub> is the PWM switching frequency

(6)

Switching frequency versus output current in the light-load condition is a function of L,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportionally to the output current when below the  $I_{OUT(LL)}$  given in Equation 6. For example, it is 65 kHz at  $I_{OUL}/5$  if the frequency setting is 325 kHz.

#### 7.4.2 Forced Continuous Conduction Mode

When the forced continuous conduction mode (FCCM) is selected via PMBus (MODE\_SOFT\_START\_CONFIG), the controller maintains continuous conduction mode even in light-load condition. In FCCM mode, switching frequency maintains a constant level over the entire load range which is suitable for applications that need tight control of the switching frequency at a cost of lower efficiency. During the soft-start time, the controller maintains discontinuous conduction mode, and then switches to continuous conduction mode if FCCM is selected after the soft-start operation is completed.

#### 7.4.3 D-CAP2™ Mode

From small-signal loop analysis, a buck converter using D-CAP2™ mode control architecture can be simplified as shown in Figure 33.

# TEXAS INSTRUMENTS

#### **Device Functional Modes (continued)**




Figure 33. Simplified Modulator Using D-CAP2™ Control Architecture

The D-CAP2 control architecture in TPS53819A includes an internal ripple generation network enabling the use of very low-ESR output capacitors such as multi-layer ceramic capacitors (MLCC). No external current sensing networks or compensators are required with D-CAP2 control architecture in order to simplify the power supply design. The role of the internal ripple generation network is to emulate the ripple component of the inductor current information and then combine it with the voltage feedback signal.  $V_{OFS}$  is the internal offset to compensate the offset caused by the internal ripple, and the typical  $V_{OFS}$  value is 4 mV. The 0-dB frequency of the D-CAP2 architecture can be approximated as shown in Equation 7.

$$f_0 = \frac{R_{C1}\!\times\!C_{C1}\!\times\!0.6\!\times\!\left(0.67+D\right)}{2\pi\!\times\!G\!\times\!L_X\!\times\!C_{OUT}\!\times\!V_{OUT}}$$

where

- . G is gain of the amplifier which amplifies the ripple current information generated by the network
- D is the duty ratio (7)

The typical G value is 0.25. The R<sub>C1</sub>C<sub>C1</sub> time constant value varies according to the selected switching frequency as shown in Table 1.

**Table 1. Switching Frequency Selection** 

SWITCHING FREQUENCY (kHz)	R <sub>C1</sub> C <sub>C1</sub> TIME CONSTANT (µs)	
275	75	
325	75	
425	23	
525	62	
625	48	
750	40	
850	26	
1000	36	

(8)



In order to secure enough phase margin, consider that  $f_0$  should be lower than 1/3 of the switching frequency, but is also higher than 5 times the  $f_{C2}$  as shown in Equation 8.

$$5 \times f_{C2} \le f_0 \le \frac{f_{SW}}{3}$$

where

This example describes a DC-DC converter with an input voltage range of 12-V and an output voltage of 1.2-V. If the switching frequency is 525 kHz and the inductor is given as 0.44uH, then  $C_{\text{OUT}}$  should be larger than 197  $\mu\text{F}$ , and also be smaller than 4.9 mF based on the design requirements. The characteristics of the capacitors should be also taken into considerations. For MLCC, use X5R or better dielectric and take into account derating of the capacitance by both DC bias and AC bias. When derating by DC bias and AC bias are 80% and 50%, respectively, the effective derating is 40% because 0.8 x 0.5 = 0.4. The capacitance of specialty polymer capacitors may change depending on the operating frequency. Consult capacitor manufacturers for specific characteristics.

#### 7.5 Programming

#### 7.5.1 PMBus General Descriptions

The TPS53819A has seven internal custom user-accessible 8-bit registers. The PMBus interface has been designed for program flexibility, supporting a direct format for write operation. Read operations are supported for both combined format and stop separated format. While there is no auto increment or decrement capability in the TPS53819A PMBus logic, a tight software loop can be designed to randomly access the next register, regardless of which register was accessed first. The START and STOP commands frame the data packet and the REPEAT START condition is allowed when necessary.

The device can operate in either standard mode (100 kb/s) or fast mode (400 kb/s).

#### 7.5.2 PMBus Slave Address Selection

The seven-bit slave address is  $001A_3A_2A_1A_0x$ , where  $A_3A_2A_1A_0$  is set by the ADDR pin on the device. Bit 0 is the data direction bit, i.e.,  $001A_3A_2A_1A_00$  is used for write operation and  $001A_3A_2A_1A_01$  is used for read operation.

## 7.5.3 PMBus Address Selection

The TPS53819A allows up to 16 different chip addresses for PMBus communication, with the first three bits fixed as 001. The address selection process is defined by the resistor divider ratio from VREG pin to ADDR pin, and the address detection circuit starts to work only after VDD input supply has risen above its UVLO threshold. The table below lists the divider ratio and some example resistor values. The 1% tolerance resistors with typical temperature coefficient of ±100ppm/°C are recommended. Higher performance resistors can be used if tighter noise margin is required for more reliable address detection, as shown in Table 2.



**Table 2. PMBus Address Selection Settings** 

PMBus ADDRESS	RESISTOR DIVIDER RATIO	DIVIDER RATIO RANGE		HIGH-SIDE RESISTANCE	LOW-SIDE RESISTANCE	
	KATIO	LOW	HIGH	(kΩ)	(kΩ)	
0011111	> 0.557	-	_	1	300	
0011110	0.509	0.4958	0.5247	160	165	
0011101	0.461	0.4482	0.4772	180	154	
0011100	0.416	0.4073	0.4294	200	143	
0011011	0.375	0.3662	0.3886	200	120	
0011010	0.334	0.3249	0.3476	220	110	
0011001	0.297	0.2905	0.3067	249	105	
0011000	0.263	0.2560	0.2725	249	88.7	
0010111	0.229	0.2215	0.2385	240	71.5	
0010110	0.195	0.1870	0.2044	249	60.4	
0010101	0.160	0.1524	0.1703	249	47.5	
0010100	0.126	0.1179	0.1363	249	36.0	
0010011	0.096	0.0900	0.1024	255	27.0	
0010010	0.068	0.0622	0.0752	255	18.7	
0010001	0.041	0.0340	0.0480	270	11.5	
0010000	< 0.013	_	_	300	1	

#### 7.5.4 Supported Formats

The supported formats are described in this section.

#### 7.5.4.1 Direct Format: Write

The simplest format for a PMBus write is direct format. After the start condition [S], the slave chip address is sent, followed by an eighth bit indicating a write. The TPS53819A then acknowledges that it is being addressed, and the master responds with an 8-bit register address byte. The slave acknowledges and the master sends the appropriate 8-bit data byte. Again the slave acknowledges and the master terminates the transfer with the stop condition [P].

#### 7.5.4.2 Combined Format: Read

After the start condition [S], the slave chip address is sent, followed by an eighth bit indicating a write. The TPS53819A then acknowledges that it is being addressed, and the master responds with an 8-bit register address byte. The slave acknowledges and the master sends the repeated start condition [Sr]. Again the slave chip address is sent, followed by an eighth bit indicating a read. The slave responds with an acknowledge followed by previously addressed 8 bit data byte. The master then sends a non-acknowledge (NACK) and finally terminates the transfer with the stop condition [P].

#### 7.5.4.3 Stop-Separated Reads

Stop-separated read features are also available. This format allows a master to initialize the register address pointer for a read and return to that slave at a later time to read the data. In this format the slave chip address followed by a write bit are sent after a start [S] condition. The TPS53819A then acknowledges it is being addressed, and the master responds with the 8-bit register address byte. The master then sends a stop or restart condition and may then address another slave. After performing other tasks, the master can send a start or restart condition to the device with a read command. The device acknowledges this request and returns the data from the register location that had been set up previously.

# 7.5.5 Supported PMBus Commands

The TPS53819A supports the PMBus commands shown in Table 1 only. Not all features of each PMBus command are supported. The CLEAR\_FAULTS, STORE\_DEFAULT\_ALL and RESTORE\_DEFAULT\_ALL commands have no data bytes. The non-volatile memory (NVM) cells inside the TPS53819A can permanently store some registers.



#### **Table 3. Supported PMBus Commands**

COMMAND	NOTES
OPERATION	Turn on or turn off switching converter only
ON_OFF_CONFIG	ON/OFF configuration
CLEAR_FAULTS	Clear all latched status flags
WRITE_PROTECT	Control writing to the PMBus device
STORE_DEFAULT_ALL	Store contents of user-accessible registers to non-volatile memory cells
RESTORE_DEFAULT_ALL	Copy contents of non-volatile memory cells to user-accessible registers
STATUS_WORD	PMBus read-only status and flag bits
CUSTOM_REG	MFR_SPECIFIC_00 (Custom Register 0): Custom register
DELAY_CONTROL	MFR_SPECIFIC_01 (Custom Register 1): Power on and power good delay times
MODE_SOFT_START_CONFIG	MFR_SPECIFIC_02 (Custom Register 2): Mode and soft-start time
FREQUENCY_CONFIG	MFR_SPECIFIC_03 (Custom Register 3): Switching frequency control
VOUT_ADJUSTMENT	MFR_SPECIFIC_04 (Custom Register 4): Output voltage adjustment control
VOUT_MARGIN	MFR_SPECIFIC_05 (Custom Register 5): Output voltage margin levels
UVLO_THRESHOLD	MFR_SPECIFIC_06 (Custom Register 6): Turn-on input voltage UVLO threshold

# 7.5.6 Unsupported PMBus Commands

Do not send any unsupported commands to the TPS53819A. Even though the device receives an unsupported commands, it can acknowledge the unsupported commands and any related data bytes by properly sending the ACK bits. However, the device ignores the unsupported commands and any related data bytes, which means they do not affect the device operation in any way. Although the TPS53819A may acknowledge but ignore unsupported commands and data bytes, it can however, set the CML bit in the STATUS\_BYTE register and then pull down the ALERT pin to notify the host. For this reason, unsupported commands and data bytes should not be sent to TPS53819A.



## 7.6 Register Maps

# 7.6.1 **OPERATION** [01h] (R/W Byte)

The TPS53819A supports only the functions of the OPERATION command shown in Table 4.

**Table 4. OPERATION Command Supported Functions** 

COMMAND	DEFINITION	DESCRIPTION	NVM
OPERATION<7>	ON_OFF	Use turn off switching converter     turn on switching converter	_
OPERATION<6>	_	not supported and don't care	_
OPERATION<5:2>	OPMARGIN<3:0>	00xx: turn off output voltage margin function 0101: turn on output voltage margin low and ignore fault 0110: turn on output voltage margin low and act on fault 1001: turn on output voltage margin high and ignore fault 1010: turn on output voltage margin high and act on fault	_
OPERATION<1>	_	not supported and don't care	_
OPERATION<0>	_	not supported and don't care	_

#### 7.6.2 ON\_OFF\_CONFIG [02h] (R/W Byte)

The TPS53819A supports only the functions of the ON\_OFF\_CONFIG command shown in Table 5.

Table 5. ON\_OFF\_CONFIG Command Supported Functions

COMMAND	DEFINITION	DESCRIPTION	NVM
ON_OFF_CONFIG<7>	_	not supported and don't care	_
ON_OFF_CONFIG<6>	_	not supported and don't care	_
ON_OFF_CONFIG<5>	_	not supported and don't care	_
ON_OFF_CONFIG<4>	PU	not supported and always set to 1	_
ON_OFF_CONFIG<3>	CMD	0: ignore ON_OFF bit (OPERATION<7>) <sup>(1)</sup> 1: act on ON_OFF bit (OPERATION<7>)	Yes
ON_OFF_CONFIG<2>	СР	0: ignore EN pin 1: act on EN pin <sup>(1)</sup>	Yes
ON_OFF_CONFIG<1>	PL	not supported and always set to 1	_
ON_OFF_CONFIG<0>	SP	not supported and always set to 1	_

#### (1) TI default.

Conditions required to enable the switcher:

- If CMD is cleared and CP is set, then the switcher can be enabled only by the EN pin.
- If CMD is set and CP is cleared, then the switcher can be enabled only by the ON\_OFF bit (OPERATION<7>) via PMBus.
- If both CMD and CP are set, then the switcher can be enabled only when both the ON\_OFF bit (OPERATION<7>) and the EN pin are commanding to enable the device.
- If both CMD and CP are cleared, then the switcher is automatically enabled after the ADDR detection sequence completes, regardless of EN pin and ON\_OFF bit polarities.



#### 7.6.3 WRITE\_PROTECT [10h] (R/W Byte)

The WRITE PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command has one data byte as described in Table 6.

**Table 6. WRITE PROTECT Command Supported Functions** 

COMMAND	DEFINITION		DESCRIPTION	NVM
		10000000:	Disable all writes, except the WRITE_PROTECT command.	_
l		01000000:	Disable all writes, except the WRITE_PROTECT and OPERATION commands.	_
WRITE_PROTECT<7:0>	WP<7:0>	00100000:	Disable all writes, except the WRITE_PROTECT, OPERATION, and ON_OFF_CONFIG commands.	_
		0000000:	Enable writes to all commands.	_
		Others:	Fault data	_

#### 7.6.4 CLEAR\_FAULTS [03h] (Send Byte)

The CLEAR\_FAULTS command is used to clear any fault bits in the STATUS\_WORD and STATUS\_BYTE registers that have been set. This command clears all bits in all status registers. Simultaneously, the TPS53819A releases its ALERT signal output if the device is asserting the ALERT signal. If the fault condition is still present when the bit is cleared, the fault bits shall immediately be set again, and the ALERT signal should also be reasserted.

The CLEAR\_FAULTS does not cause a unit that has latched off for a fault condition to restart. Units that have been shut down for a fault condition can be restarted with one of the following conditions.

- The output is commanded through the EN pin and/or ON\_OFF bit based on the ON\_OFF\_CONFIG setting to turn off and then to turn back on.
- VDD power is cycled for TPS53819A

The CLEAR\_FAULT command is used to clear the fault bits in the STATUS\_WORD and STATUS\_BYTE commands, and to release the ALERT pin. It is recommended not to send CLEAR\_FAULT command when there is no fault to cause the ALERT pin to pull down.

#### 7.6.5 STORE DEFAULT ALL [11h] (Send Byte)

The STORE\_DEFAULT\_ALL command instructs TPS53819A to copy the entire contents of the operating memory to the corresponding locations in the NVM. The updated contents in the non-volitile memory (NVM)s become the new default values. The STORE\_DEFAULT\_ALL command can be used while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable results. (see *PMBus Power System Management Protocol Specificaiton*, Part II - Command Language, Revision, 1.2, 6 Sept. 2010. www.powerSIG.org). It is recommended not to exceed 1000 write/erase cycles for non-volatile memory (NVM).

#### 7.6.6 RESTORE\_DEFAULT\_ALL [12h] (Send Byte)

The RESTORE\_DEFAULT\_ALL command instructs TPS53819A to copy the entire contents of the NVMs to the corresponding locations in the operating memory. The values in the operating memory are overwritten by the value retrieved from the NVM. It is permitted to use the RESTORE\_DEFAULT\_ALL command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable results.



#### 7.6.7 STATUS\_WORD [79h] (Read Word)

The TPS53819A does not support all functions of the STATUS\_WORD command. A list of supported functions appears in Table 7. A status bit reflects the current state of the converter. Status bit becomes high when the specified condition has occurred and goes low when the specified condition has disappeared. A flag bit is a latched bit that becomes high when the specified condition has occurred and does not go back low when the specified condition has disappeared. STATUS\_BYTE command is a subset of the STATUS\_WORD command, or more specifically the lower byte of the STATUS\_WORD.

**Table 7. STATUS\_WORD Command Supported Functions** 

COMMAND	DEFINITION	DESCRIPTION				
LOW BYTE: STATUS_BYTE [78	LOW BYTE: STATUS_BYTE [78h]					
Low STATUS_WORD<7>	BUSY	not supported and always set to 0				
Low STATUS_WORD<6>	OFF	raw status indicating device is providing power to output voltage     raw status indicating device is not providing power to output voltage				
Low STATUS_WORD<5>	VOUT_OV	latched flag indicating no output voltage overvoltage fault has occurred     latched flag indicating an output voltage overvoltage fault has occurred				
Low STATUS_WORD<4>	IOUT_OC	latched flag indicating no output current overcurrent fault has occurred     latched flag indicating an output current overcurrent fault has occurred				
Low STATUS_WORD<3>	VIN_UV	latched flag indicating input voltage is above the UVLO turn-on threshold     latched flag indicating input voltage is below the UVLO turn-on threshold				
Low STATUS_WORD<2>	TEMP	latched flag indicating no OT fault has occurred     latched flag indicating an OT fault has occurred				
Low STATUS_WORD<1>	CML	latched flag indicating no communication, memory or logic fault has occurred     latched flag indicating a communication, memory or logic fault has occurred				
Low STATUS_WORD<0>	OTHER	not supported and always set to 0				
HIGH BYTE						
High STATUS_WORD<7>	VOUT	latched flag indicating no output voltage fault or warning has occurred     latched flag indicating a output voltage fault or warning has occurred				
High STATUS_WORD<6>	IOUT	latched flag indicating no output current fault or warning has occurred     latched flag indicating an output current fault or warning has occurred				
High STATUS_WORD<5>	INPUT	latched flag indicating no input voltage fault or warning has occurred     latched flag indicating a input voltage fault or warning has occurred				
High STATUS_WORD<4>	MFR	not supported and always set to 0				
High STATUS_WORD<3>	PGOOD	raw status indicating PGOOD pin is at logic high     raw status indicating PGOOD pin is at logic low				
High STATUS_WORD<2>	FANS	not supported and always set to 0				
High STATUS_WORD<1>	OTHER	not supported and always set to 0				
High STATUS_WORD<0>	UNKNOWN	not supported and always set to 0				

The latched flags of faults can be removed or corrected only until one of the following conditions occurs:

- The device receives a CLEAR\_FAULTS command.
- The output is commanded through the EN pin and/or ON\_OFF bit based on the ON\_OFF\_CONFIG setting to turn off and then to turn back on
- VDD power is cycled for TPS53819A

If the fault condition remains present when the bit is cleared, the fault bits are immediately set again, and the ALERT signal is re-asserted.

TPS53819A supports the ALERT pin to notify the host of fault conditions. Therefore, the best practice for monitoring the fault conditions from the host is to treat the ALERT pin as an interrupt source for triggering the corresponding interrupt service routine. It is recommended not to keep polling the STATUS\_WORD or STATUS\_BYTE registers from the host to reduce the firmware overhead of the host.



# 7.6.8 CUSTOM\_REG (MFR\_SPECIFIC\_00) [D0h] (R/W Byte)

Custom register 0 provides the flexibility for users to store any desired non-volatile information. For example, users can program this register to track versions of implementation or other soft identification information. The details of each setting are listed in Table 8.

Table 8. CUSTOM\_REG (MFR\_SPECIFIC\_00) Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
CUSTOM_REG<7>	_	not supported and don't care	_
CUSTOM_REG<6>	_	not supported and don't care	_
CUSTOM_REG<5:0>	CUSTOMWORD <5:0>	00000: <sup>(1)</sup> can be used to store any desired non-volatile information.	Yes

<sup>(1)</sup> TI default

# 7.6.9 DELAY\_CONTROL (MFR\_SPECIFIC\_01) [D1h] (R/W Byte)

Custom register 1 provides software control over key timing parameters of the controller: Power-on delay (POD) time and power-good delay (PGD) time. The details of each setting are listed in Table 9.

Table 9. DELAY\_CONTROL (MFR\_SPECIFIC\_01) Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
DELAY_CONTROL<7>	_	not supported and don't care	_
DELAY_CONTROL<6>	_	not supported and don't care	_
DELAY_CONTROL<5:3>	PGD<2:0>	000: 256 μs 001: 512 μs 010: 1.024 ms <sup>(1)</sup> 011: 2.048 ms 100: 4.096 ms 101: 8.192 ms 110: 16.384 ms 111: 131.072 ms	Yes
DELAY_CONTROL<2:0>	POD<2:0>	000: 356 μs 001: 612 μs 010: 1.124 ms <sup>(1)</sup> 011: 2.148 ms 100: 4.196 ms 101: 8.292 ms 110: 16.484 ms 111: 32.868 ms	Yes

<sup>(1)</sup> TI default



# 7.6.10 MODE\_SOFT\_START\_CONFIG (MFR\_SPECIFIC\_02) [D2h] (R/W Byte)

Custom register 2 provides software control over mode selection and soft-start time (t<sub>SS</sub>). The details of each setting are listed in Table 10.

Table 10. MODE\_SOFT\_START\_CONFIG (MFR\_SPECIFIC\_02) Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
MODE_SOFT_START_CONFIG<7>	_	not supported and don't care	_
MODE_SOFT_START_CONFIG<6>	_	not supported and don't care	_
MODE_SOFT_START_CONFIG<5>	_	not supported and don't care	_
MODE_SOFT_START_CONFIG<4>	_	not supported and don't care	_
MODE_SOFT_START_CONFIG<3:2>	SST<1:0>	00: 1 ms <sup>(1)</sup> 01: 2 ms 10: 4 ms 11: 8 ms	Yes
MODE_SOFT_START_CONFIG<1>	HICLOFF	0: hiccup after UV <sup>(1)</sup> Hiccup interval is (8.96 ms + soft-start time × 7) 1: latch-off after UV	Yes
MODE_SOFT_START_CONFIG<0>	СМ	0: DCM <sup>(1)</sup> 1: FCCM	Yes

#### (1) TI Default

Figure 34 shows the soft-start timing diagram of TPS53819A with the programmable power-on delay time ( $t_{POD}$ ), soft-start time ( $t_{SST}$ ), and PGOOD delay time ( $t_{PGD}$ ). During the soft-start time, the controller remains in discontinuous conduction mode (DCM), and then switches to forced continuous conduction mode (FCCM) at the end of soft-start if CM bit (MODE\_SOFT\_START\_CONFIG<0>) is set.




Figure 34. Programmable Soft-Start Timing



# 7.6.11 FREQUENCY\_CONFIG (MFR\_SPECIFIC\_03) [D3h] (R/W Byte)

Custom register 3 provides software control over frequency setting (FS). The details of FS setting are listed in Table 11.

Table 11. FREQUENCY\_CONFIG (MFR\_SPECIFIC\_03) Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
FREQUENCY_CONFIG<7>	_	not supported and don't care	_
FREQUENCY_CONFIG<6>	_	not supported and don't care	_
FREQUENCY_CONFIG<5>	_	not supported and don't care	_
FREQUENCY_CONFIG<4>	_	not supported and don't care	_
FREQUENCY_CONFIG<3>	_	not supported and don't care	_
FREQUENCY_CONFIG<2:0>	FS<2:0>	000: 275 kHz 001: 325 kHz 010: 425 kHz <sup>(1)</sup> 011: 525 kHz 100: 625 kHz 101: 750 kHz 110: 850 kHz 111: 1 MHz	Yes

<sup>(1)</sup> TI default.



# 7.6.12 VOUT\_ADJUSTMENT (MFR\_SPECIFIC\_04) [D4h] (R/W Byte)

Custom register 4 provides outure voltage adjustment (VOA) in  $\pm 0.75\%$  steps, with a total range of  $\pm 9\%$ . When fine adjustment is used together with the margin setting, the change in the output voltage is determined by the multiplication of the two settings.

Table 12. VOUT\_ADJUSTMENT (MFR\_SPECIFIC\_04) Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
VOUT_ADJUSTMENT<7>	_	not supported and don't care	_
VOUT_ADJUSTMENT<6>	_	not supported and don't care	_
VOUT_ADJUSTMENT<5>	_	not supported and don't care	_
VOUT_ADJUSTMENT<4:0>	VOA<4:0>	111xx: +9.00% 11011: +8.25% 11010: +7.50% 11001: +6.75% 11000: +6.00% 10111: +5.25% 10110: +4.50% 10100: +3.00% 10011: +2.25% 10010: +1.50% 10001: +0.75% 10000: +0%(1) 01111: -0% 01110: -0.75% 01101: -1.50% 01101: -3.00% 01101: -3.00% 01101: -3.00% 01010: -3.75% 01001: -4.50% 01001: -4.50% 01001: -4.50% 01101: -6.00% 00110: -6.75% 00101: -7.50% 00101: -7.50% 00100: -8.25% 0000xx: -9.00%	Yes

<sup>(1)</sup> TI default.

#### 7.6.13 Output Voltage Fine Adjustment Soft Slew Rate

To prevent sudden buildup of voltage across inductor, output voltage fine adjustment setting cannot change output voltage instantaneously. The internal reference voltage must slew slowly to its final target, and SST<1:0> is used to provide further programmability. The details of output voltage fine adjustment slew rate are shown in Table 13.

Table 13. Output Voltage Fine Adjustment Soft Slew Rate Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
MODE_SOFT_START_CONF IG<3:2>		00: 1 step per 4 μs <sup>(1)</sup> 01: 1 step per 8 μs 10: 1 step per 16 μs 11: 1 step per 32 μs	Yes

<sup>(1)</sup> TI default.



# 7.6.14 VOUT\_MARGIN (MFR\_SPECIFIC\_05) [D5h] (R/W Byte)

Custom register 5 provides output voltage margin high (VOMH) and output voltage margin low (VOML) settings. This register works in conjunction with PMBus OPERATION command to raise or lower the output voltage by a specified amount. This register settings described in Table 14 are also used together with the fine adjustment setting described in Table 12. For example, setting fine adjustment to +9% and margin to +12% changes the output by +22.08%, whereas setting fine adjustment to -9% and margin to -9% change the output by -17.19%

Table 14. VOUT\_MARGIN (MFR\_SPECIFIC\_05) Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
VOUT_MARGIN<7:4>	VOMH<3:0>	11xx: +12.0% 1011: +10.9% 1010: +9.9% 1000: +7.7% 0111: +6.7% 0110: +5.7% 0101: +4.7% <sup>(1)</sup> 0100: +3.7% 0011: +2.8% 0010: +1.8% 0001: +0.9% 0000: +0%	Yes
VOUT_MARGIN<3:0>	VOML<3:0>	0000: -0% 0001: -1.1% 0010: -2.1% 0011: -3.2% 0100: -4.2% 0101: -5.2% (1) 0110: -6.2% 0111: -7.1% 1000: -8.1% 1001: -9.0% 1010: -9.9% 1011: -10.7% 11xx: -11.6%	Yes

<sup>(1)</sup> TI default.



#### 7.6.15 Output Voltage Margin Adjustment Soft-Slew Rate

Similar to the output voltage fine adjustment, margin adjustment also cannot change output voltage instantaneously. The soft-slew rate of margin adjustment is also programmed by SST<1:0>. The details are listed in Table 15.

Table 15. Output Voltage Margin Adjustment Soft-Slew Rate Settings

COMMAND	DEFINITION	DESCRIPTION	NVM
MODE_SOFT_START_CONFIG<3:2>	SST~1:0~	00: 1 step per 4 μs <sup>(1)</sup> 01: 1 step per 8 μs 10: 1 step per 16 μs 11: 1 step per 32 μs	Yes

#### (1) TI default.

Figure 35 shows the timing diagram of the output voltage adjustment via PMBus. After receiving the write command of VOUT\_ADJUSTMENT (MFR\_SPECIFIC\_04), the output voltage starts to be adjusted after  $t_P$  delay time (about 50  $\mu$ s). The time duration  $t_{DAC}$  for each DAC step change can be controlled by SST bits (MODE\_SOFT\_START\_CONFIG<3:2:> from 4  $\mu$ s to 32  $\mu$ s.




Figure 35. Output Voltage Adjustment via PMBus

The margining function is enabled by setting the OPERATION command, and the margining level is determined by the VOUT\_MARGIN (MFR\_SPECIFIC\_05) command. Figure 36 and Figure 37 illustrate the timing diagrams of the output voltage margining via PMBus. Figure 36 shows setting the margining level first, and then enabling margining by writing OPERATION command. After the OPERATION margin high command enables the margin high setting (VOMH<3:0>), the output voltage starts to be adjusted after  $t_P$  delay time (about 50  $\mu$ s). The time duration  $t_{DAC}$  for each DAC step change can be controlled by SST bits (MODE\_SOFT\_START\_CONFIG<3:2>) from 4  $\mu$ s to 32  $\mu$ s.




Figure 36. Setting the Margining Level First






Figure 37. Enabling Margining First

As shown in Figure 37, the margining function is enabled first by a write command of OPERATION. The output voltage starts to be adjusted toward the default margin high level after  $t_P$  delay. Since the margining function has been enabled, the output voltage can be adjusted again by sending a different margin high level with a write command of VOUT\_MARGIN. The time duration  $t_{DAC}$  for each DAC step change can be also controlled by SST bits (MODE\_SOFT\_START\_CONFIG<3:2>) from 4  $\mu$ s to 32  $\mu$ s.

# 7.6.16 UVLO\_THRESHOLD (MFR\_SPECIFIC\_06) [D6h]

Custom register 6 provides some limited programmability of input supply UVLO threshold, as described in Table 16. The default turn-on UVLO threshold is 4.25 V.

Table 16. UVLO THRESHOLD (MFR SPECIFIC 06) Settings
---

COMMAND	DEFINITION	DESCRIPTION	NVM
UVLO_THRESHOLD<7>	_	not supported and don't care	_
UVLO_THRESHOLD<6>	_	not supported and don't care	_
UVLO_THRESHOLD<5>	_	not supported and don't care	_
UVLO_THRESHOLD<4>	_	not supported and don't care	_
UVLO_THRESHOLD<3>	_	not supported and don't care	_
UVLO_THRESHOLD<2:0>	VDDINUVLO<2:0>	0xx: 10.2 V 100: not supported and should not be used 101: 4.25 V <sup>(1)</sup> 110: 6.0 V 111: 8.1 V	Yes

(1) TI default.



# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS53819A device is a small-sized, single buck controller with adaptive on-time D-CAP2 mode control and PMBus.

# 8.2 Typical Application

The following application shows a TPS53819A 12-V to 1.2-V point-of-load synchronous buck regulator.






Figure 38. Typical Application Schematic, TPS53819A



#### 8.2.1 Design Requirements

**Table 17. Design Example Specifications** 

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{VIN}$	Input voltage range	8	12	14	V
V <sub>VIN(ripple)</sub>	Input voltage ripple			240	$mV_{PP}$
V <sub>OUT</sub>	Output voltage		1.2		V
V <sub>RIPPLE</sub>	Output voltage ripple			12	$mV_PP$
I <sub>OUT</sub>	Output load current	0		20	Α
I <sub>OCL</sub>	Output overcurrent		25		Α
f <sub>SW</sub>	Switching frequency		425		kHz

#### 8.2.2 Detailed Design Procedure

Selecting external components is a simple process using D-CAP2™ Mode

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS53819A device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 Switching Frequency

The switching frequency must first be decided on and is set using the PMBus. When deciding on a frequency a tradeoff between component size and efficiency must be made. A lower frequency reduces the switching losses in the MOSFETs improving efficiency but a larger inductance and/or output capacitance is required for low output voltage ripple. This example uses the TI default PMBus setting, 425 kHz.

#### 8.2.2.3 Inductor (L1)

Determined the inducatance to yield a ripple current ( $I_{IND(ripple)}$ ) of approximately ½ to ½ of maximum output current. Larger ripple current increases output ripple voltage, improves the signal-to-noise ratio and helps stable operation. Maximum current ripple occurs with the maximum input voltage. Equation 9 calculates the recommended inductance. After choosing the inductance, use Equation 10 to calculate the ripple.

$$L = \frac{1}{I_{|ND(ripple)} \times f_{SW}} \times \frac{\left(V_{|N(max)} - V_{OUT}\right) \times V_{OUT}}{V_{|N(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{|N(max)} - V_{OUT}\right) \times V_{OUT}}{V_{|N(max)}}$$

$$I_{|ND(ripple)} = \frac{1}{L \times f_{SW}} \times \frac{\left(V_{|N(max)} - V_{OUT}\right) \times V_{OUT}}{V_{|N(max)}}$$

$$(9)$$

The inductor requires a low DCR to achieve good efficiency. The inductor also requires enough margin above the peak inductor current before saturation. The peak inductor current can be estimated in Equation 11.

$$I_{IND(peak)} = I_{OCL} + I_{IND(ripple)}$$
(11)



Using Equation 9 the recommended inductance for the example is 0.329  $\mu$ H. An inductor supplied by Pulse Electronics (PA0513.441NLT) is selected with an inductance of 0.440  $\mu$ H at 0 A and 0.363  $\mu$ H at its 30 A rated current. The saturation current is 35 A and the DCR is 0.32 m $\Omega$ . Using Equation 10 with the selected inductance and maximum input voltage, the current ripple is estimated to be 6.23 A. Equation 11 calculates the peak current to be 31.3 A, well below the saturation current of the inductor. The output current threshold when the supply operates in DCM or CCM can also be estimated as half the estimated current ripple. With the maximum 14 V input in this design the output current threshold is 3.12 A. With lower input voltages, ripple decreases and so does the threshold.

## 8.2.2.4 Output Capacitors (C10, C11, C12, C13, C14)

Determine the output capacitance to meet the load transient, ripple requirements, and to meet small-signal stability as shown in Equation 12.

$$5 \times f_{C2} \leq \frac{R_{C1} \times C_{C1} \times 0.6 \times \left(0.67 + D\right)}{2\pi \times G \times L \times C_{OUT} \times V_{OUT}} \leq \frac{f_{SW}}{3}$$

where

- G =0.25
- $R_{C1} \times C_{C1}$  time constant can be referred to Table 1

Based on Equation 12, the value of  $C_{OUT}$  to ensure small signal stability can be calculated using Equation 13 and Equation 14. These equations assume MLCC are used and the ESR effects are negligible. If a high ESR output capacitor is used, the effects may reduce the minimum and maximum capacitance. In the design example using Table 1 for 425-kHz switching frequency, the time constant is 62  $\mu$ s. The recommended minimum capacitance for a design with an 8-V minimum input voltage is 260  $\mu$ F. The recommended maximum capacitance for design with a 14-V maximum input voltage is 4842  $\mu$ F.

$$C_{OUT} \leq \frac{R_{C1} \times C_{C1} \times 0.6 \times \left(0.67 + \frac{V_{OUT}}{V_{IN(max)}}\right)}{2\pi \times G \times L \times 5 \times f_{C2} \times V_{OUT}}$$

$$C_{OUT} \geq \frac{R_{C1} \times C_{C1} \times 0.6 \times \left(0.67 + \frac{V_{OUT}}{V_{IN(min)}}\right)}{2\pi \times G \times L \times \frac{f_{SW}}{3} \times V_{OUT}}$$

$$(13)$$

Select a larger output capacitance to decrease the output voltage change that occurs during a load transient and the output voltage ripple.

The minimum output capacitance to meet an output voltage ripple requirement can be calculated with Equation 15. In the example the minimum output capacitance for 12 mV $_{PP}$  ripple is 162  $_{\mu}$ F. If non ceramic capacitors are used Equation 16 calculates the maximum equivalent series resistance (ESR) of the output capacitor to meet the ripple requirement. Equation 17 calculates the required RMS current rating for the output capacitor. In this example with 12-V nominal input voltage it is 1.77 A. Finally the output capacitor must be rated for the output voltage.

$$C_{OUT} \ge \frac{I_{IND(ripple)}}{8 \times V_{RIPPLE} \times f_{SW}}$$
(15)

$$ESR \le \frac{V_{RIPPLE} - \left(\frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}\right)}{I_{IND(ripple)}}$$
(16)

$$I_{COUT(RMS)} = \frac{I_{IND(ripple)}}{\sqrt{12}}$$
(17)



This example uses five 1210, 100- $\mu$ F, 6.3-V, X5R ceramic capacitors with 2 m $\Omega$  of ESR. From the data sheet the estimated DC derating of 95% and AC derating of 70% for a total of 66.5% at room temperature. The total output capacitance is approximately 332.5  $\mu$ F.

# 8.2.2.5 Input Capacitors (C1, C2, C3, C4, C5)

Choose an input capacitance that reduces the input voltage ripple. Equation 18 calculates the minimum input capacitance. In the example design to limit the input ripple to 240 mV, assuming all ceramic and ignoring ESR ripple, the minimum input capacitance is 27.8  $\mu F$ . The input capacitor must also be rated for the input RMS current calculated in Equation 19. For this design example this current is 8.95 A with the minimum 8-V input voltage. Also, the input capacitors must be rated for the maximum input voltage.

$$C_{IN} \ge \frac{\Delta I_L}{8 \times V_{INRIPPLE} \times f_{SW}}$$
(18)

$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}$$
(19)

This example uses four 1206, 22  $\mu$ F, 16 V, X5R ceramic capacitors with 3 m $\Omega$  of ESR. An additional 0.1- $\mu$ F capacitor is placed close to the drain of the high-side MOSFET and the source of the low-side MOSFET.

## 8.2.2.6 MOSFET (Q1, Q2)

The TPS53819A uses two external N-channel MOSFETs. The  $V_{DS}$  rating should be greater than the maximum input voltage and include some tolerance for ringing on the switching node. It must also be rated for the DC current. The high-side MOSFET conducts the input current and the low-side MOSFET conducts the output current. The gate drive voltage is set by the VREG voltage of 5 V typical. The gate capacitance should be reduced to minimize the current required to turn on the MOSFETs and switching losses. However it is recommended the low-side MOSFET have a higher gate capacitance to avoid unintentional shoot-through caused by the high dv/dt on the switching node during the high-side turn-on. A reduction in current also reduces power dissipation in TPS53819A. Choose a low  $R_{DS(on)}$  to reduce conduction losses especially for the low-side MOSFET because it conducts the output current.

This design uses the CSD87350Q5D, 30-V, 40-A, NexFET power block with integrated low-side and high-side MOSFETs. This is optimized for applications with a 5 V gate drive. The typical gate to source capacitance of the high-side and low-side MOSFETs is 1341 pF and 2900 pF respectively. Using Equation 1 and Equation 2 the average drive currents are 2.7 mA and 5.9 mA. With Equation 3 the power dissipated in the driver is estimated to 42.4 mW. The  $R_{DS(on)}$  of the high-side and low-side MOSFETs with a 5 V gate drive voltage is 5 m $\Omega$  and 2.2 m $\Omega$  respectively.

A small,  $4.7-\Omega$  resistance from R6, is added in series between DRVH and the gate of the high-side MOSFET. This slows down the turn-on time of the high-side MOSFET dv/dt and reduces rising edge ringing on the switching node to help prevent shoot-through. This value should be kept small and if it is too large it may lead to too large of a delay time in the turn-on time of the high-side switch.

#### 8.2.2.7 VREG Bypass Capacitor (C18)

A ceramic capacitor with a recommended value between 0.47- $\mu F$  and 2.2- $\mu F$  is required on the VREG pin for proper operation. The example uses a 1- $\mu F$  capacitor. Choose one rated for the VREG 5.5-V maximum voltage in order to supply the instantaneous drive current of the low-side MOSFET.

# 8.2.2.8 VDD Bypass Capacitor (C19)

A 1- $\mu$ F capacitor should be placed at the VDD pin rated for the maximum input voltage. If power stage switching noise is causing faults, a small resistor (R12) can be added between VDD and all the input capacitors (C1-C5). This creates an R-C filter and reduces any switching noise in the device input.



### 8.2.2.9 VBST Capacitor (C7)

The bootstrap capacitor is required to generate the high-side gate drive bias voltage and provide the instantaneous drive current for DRVH. A 0.1-μF ceramic capacitor is recommended to limit the ripple voltage.

R5  $(0-\Omega)$  resistance, is added in series with the bootstrap capacitor. This resistor can be used to slow down the turn-on time of the high-side MOSFET dv/dt and reduces rising edge ringing on the SW node to help prevent shoot-through. Keep the value small because a higher value may increase the turn-on delay time of the high-side switch.

## 8.2.2.10 Snubber (C8 and R9)

Fast-switching edges and parasitic inductance and capacitance cause voltage ringing on the SW node. If the ringing results in excessive voltage on the SW node or erratic operation an R-C snubber can be used to reduce ringing on the SW node and ensure proper operation in all operating conditions.

## 8.2.2.11 Feedback Resistance, $R_{EBH}$ and $R_{EBI}$ (R17 and R18)

The values of the voltage-divider resistors,  $R_{FBH}$  and  $R_{FBL}$  determine the output voltage as shown in Figure 38.  $R_{FBH}$  is connected between the FB pin and the output, and  $R_{FBL}$  is connected between the FB pin and GND. The recommended  $R_{FBH}$  value is between 10 k $\Omega$  and 20 k $\Omega$ . Determine  $R_{FBL}$  using Equation 20.

$$R_{FBL} = \frac{R_{FBH}}{ \left[ \frac{V_{OUT} - \frac{1}{2} \times \left( I_{IND(ripple)} \times \left( ESR + \frac{1}{8 \times C_{OUT} \times f_{SW}} \right) \right)}{0.6 - \left( \frac{1}{2} \times \left( I_{IND(ripple)} \times \frac{L}{4 \times R_{C1} \times C_{C1}} \right) - V_{OFS} \right)} \right] - 1}$$

where

- V<sub>OFS</sub> is the internal offset voltage (4 mV)
- . ESR is the from the output capacitors

(20)

In this example R17 has a value of 10-k $\Omega$ . R18 is calculated to be 9.91 k $\Omega$ . The nearest standard value of 10 k $\Omega$  is used for R18.

## 8.2.2.12 Overcurrent Limit (OCL) Setting Resistance (R10)

Combining Equation 7 and Equation 8, Equation 21 calculates R<sub>TRIP</sub>.

$$R_{TRIP} = \frac{8 \times \left(I_{OCL} - \left(\frac{\left(V_{IN} - V_{OUT}\right)}{\left(2 \times L_X\right)}\right) \times \frac{V_{OUT}}{\left(f_{SW} \times V_{IN}\right)}\right) \times R_{DS(on)}}{I_{TRIP}}$$
(21)

In this example for a 25-A current limit,  $R_{TRIP}$  is calculated as 38.5 k $\Omega$  and is rounded up to the nearest standard value of 39.2 k $\Omega$ .

#### 8.2.2.13 PMBus Device Address (R3 and R4)

The PMBus address is selected using a resistive divider as shown in Table 2. In this example the address is set to 0010000 with a 300-k $\Omega$  resistor (R3) and a 1.00-k $\Omega$  (R4).

#### 8.2.2.14 PGOOD Pullup Resistor (R2)

A pullup resistor is required because the PGOOD pin is an open-drain output. Use a value between 10 k $\Omega$  to 100 k $\Omega$ . The recommended max 100 k $\Omega$  resistor is used.




### 8.2.2.15 SCL and SDA Pulldown Resistors (R14 and R15)

If there is no PMBus ( $I^2C$ ) needed in the system, pull these two pins down to ground. If a PMBus interface is always present, then these resistors are not needed. This example design uses  $100\text{-k}\Omega$  of resistance to pull these pins down to ground, allowing it to operate with or without a PMBus interface.

## 8.2.2.16 PMBus Pullup Resistors

Due to the limited drive strength of pulldown MOSFETs on SDA and  $\overline{ALERT}$  pins, the external PMBus pullup resistors must be kept within certain ranges. For example, if the external PMBus supply is 3.3 V, then use a pullup resistance of 1-k $\Omega$ . If the external PMBus supply is 5 V, then use a pullup resistance of 1.5 k $\Omega$ .

#### 8.2.3 Application Curves



# 9 Power Supply Recommendations

The TPS53819A device operates using an input voltage supply range between 3 V and 28 V (4.5-V to 28-V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme.



# 10 Layout

# 10.1 Layout Guidelines

Note these design considerations before starting a layout work using TPS53819A

- Inductor, V<sub>IN</sub> capacitors, V<sub>OUT</sub> capacitors and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components can be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place all sensitive analog traces and components such as FB, VO, TRIP, PGOOD, and EN away from highvoltage switching nodes such as SW, DRVL, DRVH or VBST to avoid coupling. Use internal layers as ground planes and shield feedback trace from power traces and components.
- Keep PMBus interfacing signals away from the sensitive analog traces.
- The DC/DC converter has several high-current loops. Minimize the area of these loops in order to suppress switching noise.
  - The path from the V<sub>IN</sub> capacitors through the high and low-side MOSFETs and back to the capacitors through ground, is the most important loop area to minimize. Connect the negative node of the V<sub>IN</sub> capacitors and the source of the low-side MOSFET at ground as close as possible.
  - The second important loop is the path from the low-side MOSFET through inductor and V<sub>OUT</sub> capacitors, and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative node of V<sub>OUT</sub> capacitors at ground as close as possible.
  - The third important loop is that of the gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from the VDRV capacitor through the gate driver and the low-side MOSFET, and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND of the device, and back to source of the low-side MOSFET through ground. Connect the negative node of the VREG capacitor, source of the low-side MOSFET and PGND of the device at ground as close as possible.
- A separate AGND from the high-current loop PGND should be used for the return of the sensitive analog circuitry. The two grounds should connect at a single point as close to the GND pin as possible.
- Minimize the current loop from the VDD and VREG pins through their respective capacitors to the GND pin.
- Because the TPS53819A controls the output voltage referring to voltage across V<sub>OUT</sub> capacitor, the top-side
  resistor of the voltage divider should be connected to the positive node of the V<sub>OUT</sub> capacitor. In a same
  manner both bottom side resistor and GND of the device should be connected to the negative node of V<sub>OUT</sub>
  capacitor. The trace from these resistors to the VFB pin should be short and thin. Place on the component
  side and avoid vias between these resistors and the device.
- Connect the overcurrent setting resistor from the TRIP pin to ground and make the connections as close as
  possible to the device. Avoid coupling a high-voltage switching node to the trace from the TRIP pin to R<sub>TRIP</sub>
  and from R<sub>TRIP</sub> to ground.
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and vias of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as switch node, which connects to source of high-side MOSFET, drain of low-side MOSFET and high-voltage side of the inductor, should be as short and wide as possible.
- Follow any layout considerations for the MOSFET provided by the MOSFET manufacturer.



# 10.2 Layout Example




Figure 41. Top Layer



# **Layout Example (continued)**




Figure 42. Bottom Layer



# 11 デバイスおよびドキュメントのサポート

#### 11.1 デバイス・サポート

#### 11.1.1 開発サポート

#### 11.1.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designer により、TPS53819A デバイスを使用するカスタム設計を作成できま す。

- 1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。
- オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せ て参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

## 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受 け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細に ついては、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商標

D-CAP2, Eco-mode, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

PMBus is a trademark of SMIF, Inc.

All other trademarks are the property of their respective owners.

# 11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ▲ \*\* 止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

# 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53819ARGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3819A	Samples
TPS53819ARGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3819A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53819ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53819ARGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Apr-2023



# \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS53819ARGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
Γ	TPS53819ARGTT	VQFN	RGT	16	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated